Digital filter design at gate-level using evolutionary algorithms

被引:0
|
作者
Miller, JF [1 ]
机构
[1] Napier Univ, Sch Comp, Edinburgh EH14 1DJ, Midlothian, Scotland
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Traditionally digital filters are designed using the concept of a linear difference equation with the output response being a weighted sum of signal samples with usually floating point coefficients. Unfortunately such a model is necessarily expensive in terms of hardware as it requires many large bit additions and multiplications. In this paper it is shown how it is possible to evolve a tiny feed-forward rectangular array of logic gates to perform various filtering tasks lowpass, bandpass, and multiband. The circuit is evolved by assessing its response to digitised pure sine waves. Some of the evolved circuits possess almost linear properties, which means that they are capable of filtering composite signals which have not been encountered in training.
引用
收藏
页码:1127 / 1134
页数:8
相关论文
共 50 条
  • [1] Evolutionary design of gate-level polymorphic digital circuits
    Sekanina, L
    APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2005, 3449 : 185 - 194
  • [2] Reducing the Number of Transistors in Digital Circuits Using Gate-Level Evolutionary Design
    Gajda, Zbysek
    Sekanina, Lukas
    GECCO 2007: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2, 2007, : 245 - 252
  • [3] On the practical limits of the evolutionary digital filter design at the gate level
    Sekanina, Lukas
    Vasicek, Zdenk
    APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2006, 3907 : 344 - 355
  • [4] Gate-level evolutionary development using cellular automata
    Bidlo, Michal
    Vasicek, Zdenek
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 11 - 18
  • [5] Dynamic Gate-level Body Biasing for Subthreshold Digital Design
    Lanuzza, Marco
    Taco, Ramiro
    Albano, Domenico
    2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
  • [6] An evolutionary robot navigation system using a gate-level evolvable hardware
    Keymeulen, D
    Durantez, M
    Konaka, K
    Kuniyoshi, Y
    Higuchi, T
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 195 - 209
  • [7] Optimization of area in digital FIR filters using gate-level metrics
    Aksoy, Levent
    Costa, Eduardo
    Flores, Paulo
    Monteiro, Jose
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 420 - +
  • [8] BLOX ELIMINATES GATE-LEVEL DESIGN FOR FPGAS
    TUCK, B
    COMPUTER DESIGN, 1991, 30 (14): : 136 - 136
  • [9] Design of gate array circuits using evolutionary algorithms
    Bungert, Peter
    Mostaghim, Sanaz
    Schmeck, Hartmut
    Branke, Juergen
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2008, PROCEEDINGS, 2008, 4934 : 38 - 50
  • [10] Formal timing analysis of gate-level digital circuits using model checking
    Ain, Qurat-ul
    Hasan, Osman
    MICROPROCESSORS AND MICROSYSTEMS, 2024, 109