Hardware/Software Partitioning for Heterogenous MPSoC Considering Communication Overhead

被引:13
作者
Ouyang, Aijia [1 ]
Peng, Xuyu [1 ]
Liu, Jing [2 ]
Sallam, Ahmed [3 ]
机构
[1] Zunyi Normal Coll, Dept Informat Engn, Zunyi 563002, Guizhou, Peoples R China
[2] Wuhan Univ Sci & Technol, Coll Comp Sci & Technol, Wuhan 430065, Peoples R China
[3] Suez Canal Univ, Fac Comp & Informat, Ismailia, Egypt
基金
中国国家自然科学基金;
关键词
Communication; Dynamic programming; Hardware/software partitioning; Heuristic; Integer linear programming; DISTRIBUTED EMBEDDED SYSTEMS; HARDWARE-SOFTWARE COSYNTHESIS; ALGORITHMIC ASPECTS; COMPUTING SYSTEMS; GENETIC ALGORITHM; CO-SYNTHESIS; TIME;
D O I
10.1007/s10766-016-0466-x
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Hardware/software partitioning (HSP) is an important step in the co-design of hardware/software. This paper addresses the problem of HSP with communication (HSPC) on heterogeneous multiprocessor system-on-chip (MPSoC). The classic HSP is modeled as an optimization problem with an objective of minimizing the finishing time in system under the hardware area constraints. First, we put forward an optimal method, integer linear programming (ILP) algorithm, for solving the problem for small inputs. Then, we propose two other algorithms using dynamic programming (DP) method, i.e., Optimal Tree Partitioning (OTP) method for tree-structured graphs and Tree Cover Partitioning (TCP) algorithm for general graphs in polynomial time. The overall performance of the proposed algorithms is evaluated through comparisons with that of a genetic algorithm (GA) and a greedy algorithm which are commonly used to solve HSP problem. We have conducted experimental performance evaluation on various benchmarks with different combinations of computation to communication ratios and hardware area constraints. The experimental results show that OTP algorithm can generate optimal solutions with much faster speed than ILP, and TCP algorithm can obtain near-optimum with higher quality than those produced by GA and greedy algorithm.
引用
收藏
页码:899 / 922
页数:24
相关论文
共 34 条
[1]   Algorithmic aspects of hardware/software partitioning [J].
Arató, P ;
Mann, ZA ;
Orbán, A .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (01) :136-156
[2]   Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration [J].
Banerjee, Sudarshan ;
Bozorgzadeh, Elaheh ;
Dutt, Nikil D. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (11) :1189-1202
[3]   Reliability-Driven System-Level Synthesis for Mixed-Critical Embedded Systems [J].
Bolchini, Cristiana ;
Miele, Antonio .
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (12) :2489-2502
[4]   COFTA: Hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance [J].
Dave, BP ;
Jha, NK .
IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (04) :417-441
[5]   COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems [J].
Dave, BP ;
Lakshminarayana, G ;
Jha, NK .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) :92-104
[6]   COHRA: Hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems [J].
Dave, BP ;
Jha, NK .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (10) :900-919
[7]  
Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
[8]   MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems [J].
Dick, RP ;
Jha, NK .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (10) :920-935
[9]   Low-complex dynamic programming algorithm for hardware/software partitioning [J].
Jigang, W ;
Srikanthan, T .
INFORMATION PROCESSING LETTERS, 2006, 98 (02) :41-46
[10]   Algorithmic Aspects of Hardware/Software Partitioning: 1D Search Algorithms [J].
Jigang, Wu ;
Srikanthan, Thambipillai ;
Chen, Guang .
IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (04) :532-544