Design considerations and comparative investigation of ultra-thin SOI, double-gate and cylindrical nanowire FETs

被引：0
|
作者：
Gnani, E. [1 ]
Reggiani, S. [1 ]
Rudan, M. [1 ]
Baccarani, G. [1 ]
机构：
[1] Univ Bologna, ARCES, Viale Risorgimento 2, I-40136 Bologna, Italy
来源：
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work we investigate the performance of fully-depleted silicon-on-insulator (SOI), double-gate (DG) and cylindrical nanowire (CNW) FETs, with the aim of establishing optimization procedures and appropriate scaling rules towards their extreme miniaturization limits. The simulation model fully accounts for quantum electrostatics; current transport is modeled by an improved quantum drift-diffusion approach supported by a new thickness-dependent mobility model which nicely fits the available measurements. The simple rule resulting from this investigation is that stringent short-channel effect constraints can be fulfilled at a constant oxide thickness of 2 nm, with L-g/t(Si) approximate to 5 for the SOI-FET, L-g/t(Si) approximate to 2 for the DG-FET, and L-g/t(Si) approximate to 1 for the CNW-FET.
引用
收藏
页码：371 / +
页数：2
相关论文
共 50 条
  • [21] Design and analysis of ultra-thin dielectric film embedded nanoscale double-gate MOSFETs for boosting logic performance
    Roy, Debapriya
    Biswas, Abhijit
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 131
  • [22] Modeling of Quantum Mechanical Effects in Ultra-Thin Body Nanoscale Double-Gate FinFET
    Monga, Udit
    Fjeldly, Tor A.
    Vishvakarma, Santosh K.
    2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2009, : 17 - +
  • [23] Efficient Arithmetic Logic Gates Using Double-Gate Silicon Nanowire FETs
    Amaru, Luca
    Gaillardon, Pierre-Emmanuel
    De Micheli, Giovanni
    2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
  • [24] Investigation of quantum effects in ultra-thin body single- and double-gate devices submitted to heavy ion irradiation
    Munteanu, D.
    Ferlet-Cavrois, V.
    Autran, J. L.
    Paillet, P.
    Baggio, J.
    Faynot, O.
    Jahan, C.
    Tosti, L.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3363 - 3371
  • [25] Effects of high-κ (HfO2) gate dielectrics in double-gate and cylindrical-nanowire FETs scaled to the ultimate technology nodes
    Gnani, Elena
    Reggiani, Susanna
    Rudan, Massimo
    Baccarani, Giorgio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (01) : 90 - 96
  • [26] Electron mobility and magneto transport study of ultra-thin channel double-gate Si MOSFETs
    Prunnila, M
    Ahopelto, J
    Gamiz, F
    SOLID-STATE ELECTRONICS, 2005, 49 (09) : 1516 - 1521
  • [27] Assessing the performance limits of ultra-thin double-gate MOSFETs: Silicon vs. germanium
    Khakifirooz, A
    Nayfeh, OM
    Antoniadis, DA
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 79 - 80
  • [28] Simulation of tunneling gate current in ultra-thin SOI MOSFETs
    Fiegna, C
    Abramo, A
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 110 - 113
  • [29] Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs
    De Marchi, M.
    Sacchetto, D.
    Frache, S.
    Zhang, J.
    Gaillardon, P. -E.
    Leblebici, Y.
    De Micheli, G.
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [30] Mobility enhancement in (110)-oriented ultra-thin-body single-gate and double-gate SOI MOSFETs
    Hiramoto, Toshiro
    Tsutsui, Gen
    Saitoh, Masurni
    Nagumo, Toshiharu
    Saraya, Takuya
    2006 INTERNATIONAL WORKSHOP ON NANO CMOS, PROCEEDINGS, 2006, : 44 - 55
12345