Design considerations and comparative investigation of ultra-thin SOI, double-gate and cylindrical nanowire FETs

被引：0
|
作者：
Gnani, E. [1 ]
Reggiani, S. [1 ]
Rudan, M. [1 ]
Baccarani, G. [1 ]
机构：
[1] Univ Bologna, ARCES, Viale Risorgimento 2, I-40136 Bologna, Italy
来源：
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work we investigate the performance of fully-depleted silicon-on-insulator (SOI), double-gate (DG) and cylindrical nanowire (CNW) FETs, with the aim of establishing optimization procedures and appropriate scaling rules towards their extreme miniaturization limits. The simulation model fully accounts for quantum electrostatics; current transport is modeled by an improved quantum drift-diffusion approach supported by a new thickness-dependent mobility model which nicely fits the available measurements. The simple rule resulting from this investigation is that stringent short-channel effect constraints can be fulfilled at a constant oxide thickness of 2 nm, with L-g/t(Si) approximate to 5 for the SOI-FET, L-g/t(Si) approximate to 2 for the DG-FET, and L-g/t(Si) approximate to 1 for the CNW-FET.
引用
收藏
页码：371 / +
页数：2
相关论文
共 50 条
  • [1] Characterization of ultra-thin SOI films for double-gate MOSFETs
    Allibert, F
    Vinet, M
    Lolivier, J
    Deleonibus, S
    Cristoloveanu, S
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 187 - 188
  • [2] Development of an analytical mobility model for the simulation of ultra-thin single- and double-gate SOI MOSFETs
    Alessandrini, M
    Esseni, D
    Fiegna, C
    SOLID-STATE ELECTRONICS, 2004, 48 (04) : 589 - 595
  • [3] Design considerations of ultra-thin body SOI MOSFETs
    Tian, Y
    Huang, R
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 283 - 286
  • [4] Device design considerations for ultra-thin SOI MOSFETs
    Doris, B
    Ieong, T
    Zhu, H
    Zhang, Y
    Steen, M
    Natzle, W
    Callegari, S
    Narayanan, V
    Cai, J
    Ku, SH
    Jamison, P
    Li, T
    Ren, Z
    Ku, V
    Boyd, D
    Kanarsky, T
    D'Emic, I
    Newport, M
    Dobuzinsky, D
    Deshpande, S
    Petrus, J
    Jammy, R
    Haensch, W
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 631 - 634
  • [5] Nonparabolicity Effects of The Ultra-thin Body Double-gate MOSFETs
    Lou, Haijun
    Zhu, Yunxi
    Zhang, Lining
    Lin, Xinnan
    Wu, Jiazhen
    Liu, Zhiwei
    Wang, Guozeng
    Zhang, Yang
    Wu, Wen
    Zhao, Xiaojin
    Wang, Wenping
    Wang, Ruonan
    Ma, Yong
    He, Jin
    Chan, Mansun
    NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 667 - 670
  • [6] On the electrostatics of double-gate and cylindrical nanowire MOSFETs
    Gnani E.
    Reggiani S.
    Rudan M.
    Baccarani G.
    Journal of Computational Electronics, 2005, 4 (1-2) : 71 - 74
  • [7] Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation
    Wong, HSP
    Frank, DJ
    Solomon, PM
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 407 - 410
  • [8] Unified Quantum and Reliability Model for Ultra-Thin Double-Gate MOSFETs
    Rana Y. ElKashlan
    Omnia Samy
    Azza Anis
    Yehea Ismail
    Hamdy Abdelhamid
    Silicon, 2020, 12 : 21 - 28
  • [9] Tunneling and intersubband coupling in ultra-thin body double-gate MOSFETs
    Sverdlov, V
    Gehring, A
    Kosina, H
    Selberherr, S
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 93 - 96
  • [10] Unified Quantum and Reliability Model for Ultra-Thin Double-Gate MOSFETs
    ElKashlan, Rana Y.
    Samy, Omnia
    Anis, Azza
    Ismail, Yehea
    Abdelhamid, Hamdy
    SILICON, 2020, 12 (01) : 21 - 28
12345