Jitter analysis of general charge sampling amplifiers

被引:8
作者
Cenkeramaddi, Linga Reddy [1 ]
Ytterdal, Trond [1 ]
机构
[1] Norwegian Univ Sci & Technol, Dept Electron & Telecommun, N-7034 Trondheim, Norway
来源
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
关键词
D O I
10.1109/ISCAS.2006.1693821
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we present a simple analytical model for the estimation of signal-to-noise ratio (SNR) due to clock jitter for a general charge sampling amplifier. The proposed analytical model is compared with a previously published more complex model. Finally, we compare charge sampling and voltage sampling in terms of SNR due to clock jitter.
引用
收藏
页码:5267 / +
页数:2
相关论文
共 4 条
[1]  
KARVONEN S, ISCAS 03, P737
[2]  
SHINAGAWA M, 1990, IEEE J SOLID STATE C, V25
[3]   Performance analysis of general charge sampling [J].
Xu, G ;
Yuan, JR .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (02) :107-111
[4]  
XU G, MWSCAS 2000