Decoupled MapReduce for Shared-Memory Multi-Core Architectures

被引:1
作者
Iliakis, Konstantinos [1 ]
Xydis, Sotirios [1 ]
Soudris, Dimitrios [1 ]
机构
[1] Natl Tech Univ Athens, Zografos 15780, Greece
关键词
MapReduce; runtime systems; multi-cores;
D O I
10.1109/LCA.2018.2827929
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modern multi-core processors exhibit high integration densities, e.g., up to several tens of cores. Multiple programming frameworks have emerged to facilitate the development of highly parallel applications. The MapReduce programming model, after having demonstrated its usability in the area of distributed computing systems, has been adapted to the needs of shared-memory multi-processors showing promising results in comparison with conventional multi-threaded libraries, e.g., pthreads. In this paper we enhance the traditional MapReduce architecture by decoupling the map and combine phases in order to boost parallel execution. We show that combiners' memory intensive features limit the system's degree of parallelism, thus resulting in sub-optimal hardware utilization, leaving space for further performance improvements. The proposed decoupled MapReduce architecture is evaluated into a NUMA server platform, showing that the adoption of the De-MapR runtime enables more efficient hardware utilization and competent run-time improvements. We demonstrate that the proposed solution achieves execution speedups of up to 2.46x compared to a state-of-the-art, shared-memory MapReduce library.
引用
收藏
页码:143 / 146
页数:4
相关论文
共 13 条
  • [1] Tiled-MapReduce: Optimizing Resource Usages of Data-parallel Applications on Multicore with Tiling
    Chen, Rong
    Chen, Haibo
    Zang, Binyu
    [J]. PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 523 - 534
  • [2] Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
  • [3] Duran A., 2012, 2012 International Conference on High Performance Computing & Simulation (HPCS 2012), P365, DOI 10.1109/HPCSim.2012.6266938
  • [4] Mars: Accelerating MapReduce with Graphics Processors
    Fang, Wenbin
    He, Bingsheng
    Luo, Qiong
    Govindaraju, Naga K.
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (04) : 608 - 620
  • [5] LAMPORT L, 1979, IEEE T COMPUT, V28, P690, DOI 10.1109/TC.1979.1675439
  • [6] Using cohort scheduling to enhance server performance
    Larus, JR
    Parkes, M
    [J]. ACM SIGPLAN NOTICES, 2001, 36 (08) : 182 - 187
  • [7] Mao Y., 2010, COMPUT SCI ARTIF INT
  • [8] Mian Lu, 2013, 2013 IEEE International Conference on Big Data, P125, DOI 10.1109/BigData.2013.6691563
  • [9] Ranger C, 2007, INT S HIGH PERF COMP, P13
  • [10] Shan Y., 2010, P 18 ANN ACM SIGDA I, P93