Efficient architecture for algebraic soft-decision decoding of Reed-Solomon codes

被引:11
作者
Li, Xuemei [1 ]
Zhang, Wei [1 ]
Liu, Yanyan [2 ]
机构
[1] Tianjin Univ, Sch Elect Informat Engn, Tianjin 300072, Peoples R China
[2] Nankai Univ, Coll Elect Informat & Opt Engn, Tianjin 300071, Peoples R China
基金
中国国家自然科学基金;
关键词
algebraic codes; Reed-Solomon codes; error correction; interpolation; optimisation; algebraic soft-decision decoding; ASD algorithms; RS codes; hard-decision decoding; HDD; low-complexity chase decoding; LCC decoding; coding gain; interpolation technique; polynomial selection; Chien search; Forney algorithm block; 2D optimisation;
D O I
10.1049/iet-com.2014.0460
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Reed-Solomon (RS) codes possess excellent error correction capability. Algebraic soft-decision decoding (ASD) of RS codes can provide better correction performance than the hard-decision decoding (HDD). The low-complexity Chase (LCC) decoding has the lowest complexity cost and similar or even higher coding gain among all of the available ASD algorithms. Instead of employing complicated interpolation technique, the LCC decoding can be implemented based on the HDD. This study proposes a modified serial LCC decoder, which employs a novel syndrome calculation, polynomial selection, Chien search and Forney algorithm block. In addition, an improved two-dimensional optimisation is provided to reduce the hardware complexity of the proposed decoder. Compared with the previous design, the proposed decoder can improve about 1.27 times speed and obtain 1.29 times higher efficiency in terms of throughput-over-slice ratio.
引用
收藏
页码:10 / 16
页数:7
相关论文
共 17 条
[1]   Performance of Reed-Solomon codes using the Guruswami-Sudan algorithm with improved interpolation efficiency [J].
Chen, L. ;
Carrasco, R. A. ;
Chester, E. G. .
IET COMMUNICATIONS, 2007, 1 (02) :241-250
[2]   High-Speed RS(255,239) Decoder Based on LCC Decoding [J].
Garcia-Herrero, F. ;
Valls, J. ;
Meher, P. K. .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2011, 30 (06) :1643-1669
[3]   High-Throughput Interpolator Architecture for Low-Complexity Chase Decoding of RS Codes [J].
Garcia-Herrero, F. ;
Canet, M. J. ;
Valls, J. ;
Meher, P. K. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (03) :568-573
[4]   Towards a VLSI architecture for interpolation-based soft-decision Reed-Solomon decoders [J].
Gross, WJ ;
Kschischang, FR ;
Koetter, R ;
Gulak, PG .
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 39 (1-2) :93-111
[5]   Algebraic soft-decision decoding of Reed-Solomon codes using bit-level soft information [J].
Jiang, Jing ;
Narayanan, Krishna R. .
IEEE TRANSACTIONS ON INFORMATION THEORY, 2008, 54 (09) :3907-3928
[6]   Algebraic soft-decision decoding of Reed-Solomon codes [J].
Koetter, R ;
Vardy, A .
IEEE TRANSACTIONS ON INFORMATION THEORY, 2003, 49 (11) :2809-2825
[7]   A high-speed low-complexity Reed-Solomon decoder for optical communications [J].
Lee, H .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (08) :461-465
[8]   Low-Complexity Parallel Chien Search Structure Using Two-Dimensional Optimization [J].
Lee, Youngjoo ;
Yoo, Hoyoung ;
Park, In-Cheol .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (08) :522-526
[9]   Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination [J].
Potkonjak, M ;
Srivastava, MB ;
Chandrakasan, AP .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (02) :151-165
[10]   Low-power high-efficiency architecture for low-complexity chase soft-decision Reed-Solomon decoding [J].
Zhang, W. ;
Wang, J. ;
Wang, H. ;
Liu, Y. Y. ;
Jiang, Z. ;
Wu, S. Q. .
IET COMMUNICATIONS, 2012, 6 (17) :3046-3052