A high-speed, current-steering digital-to-analog converter in 0.6-um CMOS

被引:0
|
作者
Hassanzadeh, MR [1 ]
Talebzadeh, J [1 ]
Shoaei, M [1 ]
机构
[1] Univ Teheran, Dept Elect & Comp Engn, Tehran 14395515, Iran
来源
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS | 2002年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A 10-bit, current-steering, high-speed CMOS D/A is presented using a delay technique to increase the speed of converter. Simulation results show that the spurious-free-dynamic-range (SFDR) is better than 62dB for sampling frequency up to 400M Sample/s and signals from do to Nyquist. Monte-Carlo simulations show that differential non-linearity (DNL) and integral non-linearity (INL) are better than 0.03 least significant bit (LSB) and 0.24 LSB, respectively. The estimated INL-yield is 99.7% and the design is based on it. The converter dissipates less than 250mW from a 3V power supply when operating at 400MHz. The circuit has been designed in a standard 0.6mum-CMOS process. The results have been checked with all process corners from -40degreesC to 85degreesC and power supply from 2.7V to 3.3V.
引用
收藏
页码:9 / 12
页数:4
相关论文
共 50 条
  • [31] CMOS ANALOG CURRENT-STEERING MULTIPLIER
    BOTHA, T
    ELECTRONICS LETTERS, 1992, 28 (06) : 525 - 526
  • [32] A direct digital frequency synthesizer with high-speed current-steering DAC
    Yu Jinshan
    Fu Dongbing
    Li Ruzhang
    Yao Yafeng
    Yan Gang
    Liu Jun
    Zhang Ruitao
    Yu Zhou
    Li Tun
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
  • [33] High-speed digital-to-analog converter using Schottky diode samplers
    Sun, Kae-Oh
    van der Weide, Daniel Warren
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (12) : 4291 - 4296
  • [34] Study of high-speed digital-to-analog converter based on BiCMOS technology
    Institute of Microelectronics, Tsinghua University, Beijing 100084, China
    不详
    不详
    Pan Tao Ti Hsueh Pao, 2006, SUPPL. (271-274):
  • [35] Characterization of substrate noise coupling in high speed CMOS current-steering D/A converter
    Zhu, ZM
    Yang, YT
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 48 - 51
  • [36] HIGH-SPEED DIGITAL-TO-ANALOG AND ANALOG-TO-DIGITAL TECHNIQUES
    HENRY, TW
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1973, NS20 (05) : 52 - 66
  • [37] Segmented 8-Bit Current-Steering Digital to Analog Converter
    Mathurkar, Piyush
    MadanMali
    2015 INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING (ICPC), 2015,
  • [38] Design of A 10-Bit, 2GS/s Current-Steering Digital-to-Analog Converter with OnLine Current Calibration
    Stefanou, Athanasios
    Siozios, Kostas
    Hatzopoulos, Alkiviadis
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1319 - 1322
  • [39] Modeling of glitches due to rise/fall asymmetry in current-steering digital-to-analog converters
    Andersson, KO
    Vesterbacka, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (11) : 2265 - 2275
  • [40] Current-Steering Digital-to-Analog Converters: Functional Specifications, Design Basics, and Behavioral Modeling
    Myderrizi, I.
    Zeki, A.
    IEEE ANTENNAS AND PROPAGATION MAGAZINE, 2010, 52 (04) : 197 - 208