Capacitance-to-Digital Converter for Operation Under Uncertain Harvested Voltage down to 0.3V with No Trimming, Reference and Voltage Regulation

被引:17
作者
Aiello, Orazio [1 ]
Crovetti, Paolo [2 ]
Alioto, Massimo [1 ]
机构
[1] Natl Univ Singapore, Singapore, Singapore
[2] Politecn Torino, Turin, Italy
来源
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2021年 / 64卷
关键词
D O I
10.1109/ISSCC42613.2021.9365846
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:74 / +
页数:3
相关论文
共 9 条
[1]  
Jung W, 2015, ISSCC DIG TECH PAP I, V58, P484
[2]  
Lin LY, 2018, ISSCC DIG TECH PAP I, P44, DOI 10.1109/ISSCC.2018.8310175
[3]   An 8.2-μW 0.14-mm2 16-Channel CDMA-Like Capacitance-to-Digital Converter [J].
Luo, Yuxuan ;
Li, Yida ;
Thean, Aaron Voon-Yew ;
Heng, Chun-Huat .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (05) :1361-1373
[4]   A 2.92-μW Capacitance-to-Digital Converter With Differential Bondwire Accelerometer, On-Chip Air Pressure, and Humidity Sensor in 0.18-μm CMOS [J].
Park, Sujin ;
Lee, Geon-Hwi ;
Cho, SeongHwan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (10) :2845-2856
[5]   An Energy-Efficient Hybrid SAR-VCO ΔΣ Capacitance-to-Digital Converter in 40-nm CMOS [J].
Sanyal, Arindam ;
Sun, Nan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (07) :1966-1976
[6]  
Tang XY, 2019, ISSCC DIG TECH PAP I, V62, P296, DOI 10.1109/ISSCC.2019.8662359
[7]   Lightweight Bilateral Convolutional Neural Networks for Interactive Single-Bounce Diffuse Indirect Illumination [J].
Xin, Hanggao ;
Zheng, Shaokun ;
Xu, Kun ;
Yan, Ling-Qi .
IEEE TRANSACTIONS ON VISUALIZATION AND COMPUTER GRAPHICS, 2022, 28 (04) :1824-1834
[8]   A 0.1-nW-1-μW Energy-Efficient All-Dynamic Versatile Capacitance-to-Digital Converter [J].
Xin, Haoming ;
Andraud, Martin ;
Baltus, Peter ;
Cantatore, Eugenio ;
Harpe, Pieter .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (07) :1841-1851
[9]  
Yousefzadeh B, 2017, SYMP VLSI CIRCUITS, pC78, DOI 10.23919/VLSIC.2017.8008555