Chaos in delay locked loop

被引：0
|
作者：
Wang, Ping-Ying [1 ]
Chou, C-H [1 ]
Kao, Hsueh-Wu [1 ]
机构：
[1] MediaTek Inc, Analog Circuit Design Div, Hsinchu, Taiwan
来源：
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We prove existence of chaos in delay locked loops (DLL). It is the first time that the chaotic phenomenon in DLLs is reported. The DLL is designed to verify predictions of theory analysis. The prediction of the theory is confirmed by circuits simulation. The chip size is only 0.015mm(2), thus provides a low cost analog solution to randomize clock phases and simple circuits to study chaos.
引用
收藏
页码：229 / +
页数：2
相关论文
共 50 条
  • [41] Communications using cascade coupled phase-locked loop chaos
    Korzinova, MV
    Matrosov, VV
    Shalfeev, VD
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 1999, 9 (05): : 963 - 973
  • [42] A dual-loop delay-locked loop using multiple voltage-controlled delay lines
    Jung, YJ
    Lee, SW
    Shim, D
    Kim, W
    Kim, C
    Cho, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) : 784 - 791
  • [43] A reduced reference spur multiplying delay-locked loop
    Wang, Xin Jie
    Kwasniewski, Tadeusz
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (08) : 1620 - 1627
  • [44] ANALYSIS OF PHASE-LOCKED LOOP ACQUISITION WITH DELAY TIME
    DAIKOKU, K
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1974, 57 (12): : 25 - 33
  • [45] PHASE FREQUENCY DETECTOR OF DELAY LOCKED LOOP AT HIGH FREQUENCY
    Khare, Kavita
    Khare, Nilay
    Deshpande, Pallavi
    Kulhade, Vijendra
    Khare, Kavita
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 113 - +
  • [46] A modified delay locked loop with zero timing offset bias
    Wong, WK
    PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS, 2001, : 211 - 216
  • [47] ANALYSIS OF PHASE-LOCKED LOOP ACQUISITION WITH DELAY TIME
    DAIKOKU, K
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1975, 23 (7-8): : 976 - 983
  • [48] Fault and Soft Error Tolerant Delay-Locked Loop
    Yang, Jun-Yu
    Huang, Shi-Yu
    2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 108 - 113
  • [49] CORRELATORS WITH A PAIR OF ANALOG FILTERS FOR THE DELAY-LOCKED LOOP
    LEHMANN, K
    NTZ ARCHIV, 1983, 5 (05): : 157 - 164
  • [50] Timing Generator Using Dual Delay-Locked Loop
    Hwang, Chorng-Sii
    Chen, Ke-Han
    Tsao, Hen-Wai
    2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 428 - 430
12345