Chaos in delay locked loop

被引：0

作者：

Wang, Ping-Ying ^{[1
]}

Chou, C-H ^{[1
]}

Kao, Hsueh-Wu ^{[1
]}

机构：

[1] MediaTek Inc, Analog Circuit Design Div, Hsinchu, Taiwan

来源：

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We prove existence of chaos in delay locked loops (DLL). It is the first time that the chaotic phenomenon in DLLs is reported. The DLL is designed to verify predictions of theory analysis. The prediction of the theory is confirmed by circuits simulation. The chip size is only 0.015mm(2), thus provides a low cost analog solution to randomize clock phases and simple circuits to study chaos.

引用

页码：229 / +

页数：2

共 50 条

[1] Chaos in phase locked loop
Wang, Ping-Ying
2006 International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), Proceedings of Technical Papers, 2006, : 12 - 13
[2] Research Progress of Phase Locked Loop and Delay Locked Loop
Fu, Zhenda
2017 2ND INTERNATIONAL CONFERENCE ON MECHATRONICS AND INFORMATION TECHNOLOGY (ICMIT 2017), 2017, : 350 - 354
[3] Delay Locked Loop with linear delay element
Jovanovic, G
Stojcev, M
Krstic, D
Telsiks 2005, Proceedings, Vols 1 and 2, 2005, : 397 - 400
[4] Controlling Chaos in Phase-Locked Loop
Liu, ZF
Man, KF
Tang, KS
Zhong, GQ
IECON '98 - PROCEEDINGS OF THE 24TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4, 1998, : 1560 - 1563
[5] Resynchronising delay-locked loop
Wilde, A
ELECTRONICS LETTERS, 1996, 32 (13) : 1172 - 1173
[6] The Generalized Delay-Locked Loop
Wilde A.
Wireless Personal Communications, 1998, 8 (2) : 113 - 130
[7] Resynchronising delay-locked loop
DLR Oberpfaffenhofen, Wessling, Germany
Electron Lett, 13 (1172-1173):
[8] A Delay Locked Loop for Analog Signal
Jovanovic, Goran
Stojcev, Mile
TELSIKS 2009, VOLS 1 AND 2, 2009, : 233 - 236
[9] Delay-length-locked loop
Balasubramanian, K
Gayathri, KB
Camur, H
ELECTRONICS WORLD, 1999, 105 (1763): : 910 - 911
[10] A digital delay locked loop with a monotonic delay line
Liu, Jen-Chieh
Yang, Chuan
ELECTRONICS LETTERS, 2023, 59 (11)

← 1 2 3 4 5 →