VLSI/PCB placement with obstacles based on sequence pair

被引:35
作者
Murata, H
Fujiyoshi, K
Kaneko, M
机构
[1] Japan Adv Inst Sci & Technol, Tatsunokuchi, Ishikawa, Japan
[2] Tokyo Univ Agr & Technol, Dept Elect & Informat Engn, Fuchu, Tokyo 183, Japan
[3] Japan Adv Inst Sci & Technol, Sch Informat Sci, Tatsunokuchi, Japan
关键词
obstacle; placement problem; preplaced module; sequence pair;
D O I
10.1109/43.673633
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In a typical very large scale integration/printed circuit board (VLSI/PCB) design, some modules are preplaced in advance, and the other modules are requested to be placed without overlap with each other and with these preplaced modules. The presence of such obstacles introduces inconsistency to a coding scheme, called sequence pair, which has been proposed for an obstacle free placement problem. We solve this difficulty by proposing a procedure called "adaptation" which transforms an inconsistent sequence pair to a consistent one with the utmost consideration for minimizing the modification. It is shown that a simulated annealing is well organized so that it tests only feasible placements by the adaptation procedure. As a design example, a Microelectronics Center of North Carolina (MCNC) benchmark data "ami49" is packed with treating ten modules among 49 modules as preplaced ones. Further, a PCB example which includes 32 free modules and four preplaced modules (connectors) is laid out successfully by our method with a conventional wiring estimation followed by a commercial router.
引用
收藏
页码:60 / 68
页数:9
相关论文
共 9 条
  • [1] MODEL AND SOLUTION STRATEGY FOR PLACEMENT OF RECTANGULAR BLOCKS IN THE EUCLIDEAN PLANE
    ALON, A
    ASCHER, U
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (03) : 378 - 386
  • [2] CHI MC, 1987, P 24 ACM IEEE DES AU, P50
  • [3] VLSI module placement based on rectangle-packing by the sequence-pair
    Murata, H
    Fujiyoshi, K
    Nakatake, S
    Kajitani, Y
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (12) : 1518 - 1524
  • [4] Murata H., 1995, P ICCAD, P472
  • [5] NAKATAKE S, 1994, IEICE VLD, V94, P19
  • [6] SHA L, 1985, P 22 ACM IEEE DES AU, P602
  • [7] WONG DF, 1986, P 23 ACM IEEE DES AU, P101
  • [8] [No title captured]
  • [9] [No title captured]