A 3D mixed-mode ESD protection circuit simulation-design methodology

被引：9

作者：

Xie, H ^{[1
]}

Zhan, R ^{[1
]}

Feng, H ^{[1
]}

Chen, G ^{[1
]}

Wang, A ^{[1
]}

Gafiteanu, R ^{[1
]}

机构：

[1] IIT, Dept Elect & Comp Engn, Integrated Elect Lab, Chicago, IL 60616 USA

来源：

PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2004年

关键词：

D O I：

10.1109/CICC.2004.1358788

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Electrostatic discharge (ESD) is a serious IC reliability problem. On-chip ESD protection are used to protect ICs against ESD damages. [1] This paper presents a real 3D mixed-mode ESD protection circuit simulation-design methodology for ESD design prediction. Practical ESD protection design examples in 0.35mum BiCMOS are given.

引用

页码：243 / 246

页数：4

共 50 条

[41] Device-circuit co-optimization for mixed-mode circuit design via geometric programming
Kim, Jintae
Jhaveri, Ritesh
Woo, Jason
Yang, Chih-Kong Ken
[J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 470 - 475
[42] Geometry of mixed-mode oscillations in the 3-D autocatalator
Milik, A
Szmolyan, P
Loffelmann, H
Groller, E
[J]. INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 1998, 8 (03): : 505 - 519
[43] 3-D Integration and ESD Protection: Design and Analysis
Mitra, Souvick
Gebreselasie, Ephrem
Li, You
Gauthier, Robert, Jr.
Thuy Tran-Quinn
Ramachandran, Koushik
[J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (04) : 497 - 503
[44] 3D Characterization of Mixed-Mode Fracture Toughness of Materials Using a New Loading Device
Oskui, Abuzar Es'haghi
Choupani, Naghdali
Shameli, Moharram
[J]. LATIN AMERICAN JOURNAL OF SOLIDS AND STRUCTURES, 2016, 13 (08): : 1464 - 1482
[45] Mixed-Mode Multidirectional Poisson's Ratio Modulation in Auxetic 3D Lattice Metamaterials
Mukhopadhyay, Tanmoy
Kundu, Diptiman
[J]. ADVANCED ENGINEERING MATERIALS, 2022, 24 (05)
[46] Reliability of ESD protection devices designed in a 3D technology
Courivaud, B.
Nolhier, N.
Ferru, G.
Bafleur, M.
Caignet, F.
[J]. MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 2272 - 2277
[47] New Mixed-Mode Design Methodology for High-Efficiency Outphasing Chireix Amplifiers
Chang, Hsiu-Chen
Hahn, Yunsik
Roblin, Patrick
Barton, Taylor Wallis
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (04) : 1594 - 1607
[48] Design methodology of a robust ESD protection circuit for STI process 256 Mb NAND flash memory
Ikehashi, T
Imamiya, K
Sakui, K
[J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (04): : 246 - 254
[49] Design Methodology for Transmission-Line Based (TMLB) Pi-Type ESD Protection Circuit
Lee, Jian-Hsing
Iyer, Natarajan Mahadeva
[J]. 2020 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2020,
[50] Mixed Mode Simulation of Heavy Ion Impact on 3D SRAM Cell
Rathod, S. S.
Saxena, A. K.
Dasgupta, S.
[J]. 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 171 - +

← 1 2 3 4 5 →