Signature Biometric based Authentication of IP Cores for Secure Electronic Systems

被引:1
作者
Rathor, Mahendra [1 ]
Sengupta, Anirban [1 ]
机构
[1] Indian Inst Technol Indore, Comp Sci & Engn, Indore, India
来源
2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021) | 2021年
关键词
intellectual property; IP piracy; signature biometric; STEGANOGRAPHY;
D O I
10.1109/iSES52644.2021.00094
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Intellectual property (IP) piracy has emerged as a potential hardware security threat in the last few decades. Growing usage of electronic systems in critical applications such as military and healthcare entails integrating only authentic functional blocks or IP cores into the system-on-chips (SoCs). The usage of only authentic IP cores can be ensured by detecting the designer's secret information hidden into the IP core designs, thereby protecting from the pirated or fake IPs. This paper proposes first time the designer's handwritten signature biometric based authentication of IP cores. In this paper, a digest of the designer's signature biometric is generated using the proposed approach. Further, the digest of the signature biometric is mapped into the corresponding hardware security constraints to be implanted into the IP core design during the behavioral synthesis process. The presence of designer's signature biometric into the IP core design ensures unique identification of the genuine vendor during authentication. The robustness of the proposed approach has been measured using a probability of coincidence metric based security analysis. Finally, the results reveal that the proposed approach yields higher security at negligible cost overhead.
引用
收藏
页码:384 / 388
页数:5
相关论文
共 12 条
[1]   HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection [J].
Chakraborty, Rajat Subhra ;
Bhunia, Swarup .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) :1493-1502
[2]  
Colombier B, 2017, Micro nanotechnol. microelectron
[3]  
Hong I., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P849, DOI 10.1109/DAC.1999.782161
[4]   Behavioral synthesis techniques for intellectual property protection [J].
Koushanfar, F ;
Hong, IK ;
Potkonjak, M .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (03) :523-545
[5]  
Koushanfar F, 2012, DES AUT CON, P133
[6]   Automatic low-cost IP watermarking technique based on output mark insertions [J].
Le Gal, Bertrand ;
Bossuet, Lilian .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2012, 16 (02) :71-92
[7]  
McFarland M., 1988, P ACM IEEE 25 C DES, P330
[8]   IP Core Steganography Using Switch Based Key-Driven Hash-Chaining and Encoding for Securing DSP Kernels Used in CE Systems [J].
Rathor, Mahendra ;
Sengupta, Anirban .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2020, 66 (03) :251-260
[9]   Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting [J].
Sengupta, Anirban ;
Rathor, Mahendra .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) :1979-1992
[10]   IP Core Steganography for Protecting DSP Kernels Used in CE Systems [J].
Sengupta, Anirban ;
Rathor, Mahendra .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2019, 65 (04) :506-515