Wire sizing for non-tree topology

被引:6
作者
Li, Zhuo [1 ]
Zhou, Ying
Shi, Weiping
机构
[1] IBM Corp, Austin Res Lab, Austin, TX 78758 USA
[2] Texas A&M Univ, Dept Elect Engn, College Stn, TX 77843 USA
关键词
interconnect synthesis; optimization; physical design; postlayout resynthesis; routing; timing optimization;
D O I
10.1109/TCAD.2006.884572
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Most existing methods for interconnect wire sizing are designed for RC trees. With the increasing popularity of the non-tree topology in clock networks and multiple link networks, wire sizing for non-tree networks becomes an important problem. In this paper, we propose the first systematic method to size the wires of general non-tree RC networks. Our method consists of three steps: 1) decompose a non-tree RC network into a tree RC network such that the Elmore delay at every sink remains unchanged; 2) size wires of the tree; and 3) merge the wires back to the original non-tree network. All three steps can be implemented in low-order polynomial time. Using this method, previous wire-sizing techniques for tree topology for various objectives, such as minimizing the maximum delay, minimizing the total area or power, and reducing skew variability under process variations, can be applied to non-tree topologies. For certain types of networks, such as the tree+link network, our method gives the optimal solution, provided the tree wire sizing is optimal. Compared with the previous best wire-sizing method for non-tree circuits we can achieve 2% to 17% Elmore delay reduction with 14% to 30% total wire area reduction. Compared with unsized minimum width networks, our delay is 25% less and the skew is 34% less, under SPICE simulation. For the tree+link network, we can achieve significant delay reduction and zero skew in nominal case, while get up to 66% skew variation reduction.
引用
收藏
页码:872 / 880
页数:9
相关论文
共 25 条
[1]   COMPUTING SIGNAL DELAY IN GENERAL RC-NETWORKS BY TREE LINK PARTITIONING [J].
CHAN, PK ;
KARPLUS, K .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (08) :898-902
[2]  
Chen CP, 1996, IEEE IC CAD, P38, DOI 10.1109/ICCAD.1996.568937
[3]   Optimal wire-sizing formula under the Elmore delay model [J].
Chen, CP ;
Chen, YP ;
Wong, WF .
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, :487-490
[4]   Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation [J].
Chen, CP ;
Chu, CCN ;
Wong, DE .
1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, :617-624
[5]   Closed form solution to simultaneous buffer insertion/sizing and wire sizing [J].
Chu, C ;
Wong, DF .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2001, 6 (03) :343-371
[6]  
Cong J., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P478, DOI 10.1145/238997.239018
[7]  
CONG J, 1999, UCLA TREE REPEATER I
[8]  
CONG J, 1998, P INT S PHYS DES, P45
[9]   OPTIMAL WIRESIZING UNDER ELMORE DELAY MODEL [J].
CONG, JJS ;
LEUNG, KS .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (03) :321-336
[10]  
FISHBURN JP, 1985, P INT C COMP AID DES, P326