A High-Performance and Low-Cost Montgomery Modular Multiplication Based on Redundant Binary Representation

被引：12

作者：

Li, Bing ^{[1
]}

Wang, Jinlei ^{[1
]}

Ding, Guocheng ^{[2
]}

Fu, Haisheng ^{[1
]}

Lei, Bingjie ^{[1
]}

Yang, Haitao ^{[2
]}

Bi, Jiangang ^{[3
]}

Lei, Shaochong ^{[1
]}

机构：

[1] Xi An Jiao Tong Univ, Inst Microelect, Xian 710000, Peoples R China

[2] State Grid Anhui Elect Power Co Ltd, Elect Power Res Inst, Hefei 230601, Peoples R China

[3] China Elect Power Res Inst, Dept High Voltage Technol, Beijing 100000, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2021年 / 68卷 / 07期

关键词：

Hardware; Adders; Circuits and systems; Delays; Elliptic curve cryptography; Power systems; Parallel processing; Montgomery modular multiplication; redundant binary representation; RSA; ECC; ASIC;

D O I：

10.1109/TCSII.2021.3053630

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this brief, Redundant Binary Representation (RBR) is applied in Montgomery modular multiplication (MMM) to eliminate the long carry chain and realize parallel computation. A novel MMM algorithm based on RBR is proposed. Based on the proposed algorithm, different sizes of high-performance and low-cost Montgomery multipliers are implemented in TSMC CMOS process technology. The experimental results demonstrate that our design has significant advantages in terms of performance, area and Area-Time-Product over previous researches. It's worth mentioning that our 8192-bit Montgomery multiplier (TMSC 65nm) with 603MHz working frequency and 878.1K equivalent gates can complete the MMM in only 3403ns.

引用

页码：2660 / 2664

页数：5

共 15 条

[1] A Scalable Montgomery Modular Multiplication Architecture with Low Area-Time Product Based on Redundant Binary Representation
Zhang, Zhaoji
Zhang, Peiyong
ELECTRONICS, 2022, 11 (22)
[2] A Low-Latency and Low-Cost Montgomery Modular Multiplier Based on NLP Multiplication
Ding, Jinnan
Li, Shuguo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (07) : 1319 - 1323
[3] A Low-Cost High-Performance Montgomery Modular Multiplier Based on Pipeline Interleaving for IoT Devices
Li, Hongshuo
Ren, Shiwei
Wang, Weijiang
Zhang, Jingqi
Wang, Xiaohua
ELECTRONICS, 2023, 12 (15)
[4] SM2-based low-cost and efficient parallel modular multiplication
Chen, F.
Liu, Y.
Zhang, T.
Xie, D.
Shen, Z.
MICROPROCESSORS AND MICROSYSTEMS, 2022, 94
[5] High-performance montgomery modular multiplier with NTT and negative wrapped convolution
Ke, Hongfei
Li, Hao
Zhang, Peiyong
MICROELECTRONICS JOURNAL, 2024, 144
[6] Low-Cost Client Puzzles Based on Modular Exponentiation
Karame, Ghassan O.
Capkun, Srdjan
COMPUTER SECURITY-ESORICS 2010, 2010, 6345 : 679 - 697
[7] High-performance scalable architecture for modular multiplication using a new digit-serial computation
Rezai, Abdalhossein
Keshavarzi, Parviz
MICROELECTRONICS JOURNAL, 2016, 55 : 169 - 178
[8] A low-cost high-speed radix-4 Montgomery modular multiplier without carry-propagate format conversion
Kuang, Shiann-Rong
Wang, Chun-Yi
Chen, Yen-Jui
ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2024, 54
[9] Optimal design of a low-cost high-performance hybrid fiber engineered cementitious composites
Feng, Zhuojun
Zhou, Yingwu
Sui, Lili
Zhu, Zhongfeng
CONSTRUCTION AND BUILDING MATERIALS, 2022, 345
[10] High-Performance Elliptic Curve Scalar Multiplication Architecture Based on Interleaved Mechanism
Zhang, Jingqi
Chen, Zhiming
Ma, Mingzhi
Jiang, Rongkun
Wang, An
Wang, Weijiang
Dang, Hua
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (03) : 757 - 770

← 1 2 →