A 4-μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications

被引:181
作者
Xiao, JW [1 ]
Peterchev, AV
Zhang, JH
Sanders, SR
机构
[1] Silicon Labs, Austin, TX 78735 USA
[2] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
关键词
analog-digital conversion; CMOS integrated circuits; dc-dc power converstion; digital-analog converstion; digital control; digital pulse-width modulation (DPWM); pulse frequency modulation; pulse-width-modulated power converters; pulse-width modulation (PWM); ring ADC; ring-MUX DPWM;
D O I
10.1109/JSSC.2004.836353
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a dual-mode digitally controlled buck converter IC for cellular phone applications. An architecture employing internal power management is introduced to ensure voltage compatibility between a single-cell lithium-ion battery voltage and a low-voltage integrated circuit technology. Special purpose analog and digital interface elements are developed. These include a ring-oscillator-based A/D converter (ring-ADC), which is nearly entirely synthesizable, is robust against switching noise, and has flexible resolution control, and a very low power ring-oscillator-multiplexer-based digital pulse-width modulation (PWM) generation module (ring-MUX DPWM). The chip, which includes an output power stage rated for 400 mA, occupies an active area 2 mm(2) in 0.25-mum CMOS. Very high efficiencies are achieved over a load range of 0.1-400 mA. Measured quiescent current in PFM mode is 4 muA.
引用
收藏
页码:2342 / 2348
页数:7
相关论文
共 14 条
[1]  
Dancy AP, 1997, IEEE POWER ELECTRON, P21, DOI 10.1109/PESC.1997.616620
[2]   High-efficiency multiple-output DC-DC conversion for low-voltage systems [J].
Dancy, AP ;
Amirtharajah, R ;
Chandrakasan, AP .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) :252-263
[3]  
Franklin G. F., 1997, DIGITAL CONTROL DYNA, V3rd
[4]  
Kassakian J., 1991, Principles of Power Electron
[5]   High-frequency digital PWM controller IC for DC-DC converters [J].
Patella, BJ ;
Prodic, A ;
Zirger, A ;
Maksimovic, D .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :438-446
[6]  
PELGROM M, 1998, EL DEV M
[7]   Quantization resolution and limit cycling in digitally controlled PWM converters [J].
Peterchev, AV ;
Sanders, SR .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :301-308
[8]   Architecture and IC implementation of a digital VRM controller [J].
Peterchev, AV ;
Xiao, JW ;
Sanders, SR .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :356-364
[9]   An 8-bit 150-MHz CMOS A/D converter [J].
Wang, YT ;
Razavi, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) :308-317
[10]  
Wei GY, 1996, 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, P313, DOI 10.1109/LPE.1996.547531