An 8-bit 120-MS/s Interleaved CMOS Pipeline ADC Based on MOS Parametric Amplification

被引：12

作者：

Oliveira, J. ^{[1
,2
]}

Goes, J. ^{[2
,3
]}

Figueiredo, M. ^{[1
,2
]}

Santin, E. ^{[1
,2
]}

Fernandes, J. ^{[4
]}

Ferreira, J. ^{[1
,2
]}

机构：

[1] Univ Nova Lisboa, Ctr Technol & Syst, Inst Dev New Technol CTS UNINOVA, P-2825114 Monte De Caparica, Portugal

[2] Univ Nova Lisboa, Dept Elect Engn, Fac Sci & Technol, P-2825114 Monte De Caparica, Portugal

[3] Silicon & Software Syst, P-2829516 Caparica, Portugal

[4] INESC ID, R&D IC Unit, P-1000029 Lisbon, Portugal

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2010年 / 57卷 / 02期

关键词：

Analog-to-digital converter (ADC); MOS parametric amplification; pipeline; time-interleaved; RESIDUE AMPLIFICATION;

D O I：

10.1109/TCSII.2009.2038632

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief presents an 8-bit 120-MS/s time-interleaved pipeline analog-to-digital converter (ADC) fully based on MOS discrete-time parametric amplification. The ADC, fabricated in a 130-nm CMOS logic process, features an active area below 0.12 mm(2), where only MOS devices are used. Measurement results for a 20-MHz input signal shows that the ADC achieves 39.7 dB of signal-to-noise ratio, 49.3 dB of spurious-free dynamic range, -47.5 dB of total harmonic distortion, 39.1 dB of signal-to-noise-plus-distortion ratio, and 6.2 bits of peak effective number of bits while consuming less than 14 mW from a 1.2-V supply.

引用

页码：105 / 109

页数：5

共 11 条

[1] A zero-crossing-based 8-bit 200 MS/s pipelined ADC [J].

Brooks, Lane ;

Lee, Hae-Seung. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (12) :2677-2687

[2] Comparator-based switched-capacitor circuits for scaled CMOS technologies [J].

Fiorenza, John K. ;

Sepke, Todd ;

Holloway, Peter ;

Sodini, Charles G. ;

Lee, Hae-Seung .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) :2658-2668

[3] Systematic design for optimization of high-speed self-calibrated pipelined A/D converters [J].

Goes, J ;

Vital, JC ;

Franca, JE .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1998, 45 (12) :1513-1526

[4] A 9.4-bit, 50-MS/s, 1.44-mW Pipelined ADC Using Dynamic Source Follower Residue Amplification [J].

Hu, Jason ;

Dolev, Noam ;

Murmann, Boris .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) :1057-1066

[5] Subharmonically pumped RF CMOS paramps [J].

Magierowski, Sebastian ;

Chan, Howard ;

Zourntos, Takis .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (02) :601-608

[6] A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification [J].

Murmann, B ;

Boser, BE .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2040-2050

[7]

OLIVEIRA JP, 2007, P ISCAS, P3602

[8]

OLIVEIRA JP, 2008, P IEEE ICECS, P251

[9]

Range T, 2003, AM HIST, V38, P12

[10] A 0.7-V MOSFET-only switched-opamp ΣΔ modulator in standard digital CMOS technology [J].

Sauerbrey, J ;

Tille, T ;

Schmitt-Landsiedel, D ;

Thewes, R .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1662-1669

← 1 2 →