Can't See the Forest for the Trees: State Restoration's Limitations in Post-silicon Trace Signal Selection

被引:0
作者
Ma, Sai [1 ]
Pal, Debjit [1 ]
Jiang, Rui [1 ]
Ray, Sandip [2 ]
Vasudevan, Shobha [1 ]
机构
[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA
[2] Intel Corp, Stateg CAD Labs, Santa Clara, CA 95051 USA
来源
2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) | 2015年
关键词
HYBRID APPROACH;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
State Restoration Ratio (SRR) has been the de facto standard for evaluating quality of signals selected for post -silicon tracing and debug. Given a set S of selected signals, SRR measures the fraction of (gate -level) design states that can be inferred from observing signals in S at each cycle. Unfortunately, in spite of its widespread use, we found that SRR is intrinsically unsuitable as a metric for evaluating trace signal quality, as it captures neither the higher -level functionality of the design nor the constraints and requirements on trace signals imposed by architectural, physical, or security requirements. In this paper, we argue with strong empirical evidence that SRR must be replaced by a metric that closely models high-level behavioral coverage. We propose assertion coverage as a first step in this direction. We also present a new algorithm, based on Pagerank, for post silicon trace selection. Pagerank is not designed to maximize SRR. We found that Pagerank has upto 70% higher behavioral coverage than SRR optimizing methods, and the RTL PageRank has upto 30% higher behavioral coverage than the netlist PageRank algorithm. Assertion coverage of PageRank RTL is upto 50% while SRR based methods have less than 5% assertion coverage.
引用
收藏
页码:1 / 8
页数:8
相关论文
共 20 条
[1]  
[Anonymous], P 2013 INT C COLL
[2]   Code Coverage of Assertions Using RTL Source Code Analysis [J].
Athavale, Viraj ;
Ma, Sai ;
Hertz, Samuel ;
Vasudevan, Shobha .
2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
[3]  
Basu K., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P352, DOI 10.1109/VLSID.2011.14
[4]   RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation [J].
Basu, Kanad ;
Mishra, Prabhat .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (04) :605-613
[5]  
Basu K, 2012, INT HIGH LEVEL DESIG, P71, DOI 10.1109/HLDVT.2012.6418245
[6]  
Chatterjee D, 2011, ICCAD-IEEE ACM INT, P595, DOI 10.1109/ICCAD.2011.6105391
[7]  
Ko H.F., 2010, 2010 IEEE International Test Conference, P1
[8]  
Ko H.F., 2010, IEEE European Test Symposium (ETS), P62
[9]   Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug [J].
Ko, Ho Fai ;
Nicolici, Nicola .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (02) :285-297
[10]  
Li M, 2014, ASIA S PACIF DES AUT, P640, DOI 10.1109/ASPDAC.2014.6742963