A 4 channel analog front end for central office ADSL modems

被引：1

作者：

Kenney, J ^{[1
]}

Sabouri, F ^{[1
]}

Leung, V ^{[1
]}

Guido, J ^{[1
]}

Zimany, E ^{[1
]}

Agrillo, A ^{[1
]}

Trackim, J ^{[1
]}

Khoury, J ^{[1
]}

Shariatdoust, R ^{[1
]}

机构：

[1] Analog Devices Inc, NJ Design Ctr, Somerset, NJ 08873 USA

来源：

PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2000年

关键词：

D O I：

10.1109/CICC.2000.852673

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This chip integrates a 4 channel analog front-end for central office ADSL modems. The receive path has a programmable gain amplifier (PGA) with 30 dB of range followed by a fourth-order 2-bit sigma-delta modulator clocking at 35MHz. The transmit path uses a 14-bit current steering D/A converter followed by a fourth-order low-pass filter. The device is implemented in 0.35 mu m CMOS and consumes less than 160 mW per channel. It is packaged in a 100 pin MQFP package.

引用

页码：307 / 310

页数：4

共 8 条

[1] A second-order double-sampled delta-sigma modulator using additive-error switching [J].

Burmas, TV ;

Dyer, KC ;

Hurst, PJ ;

Lewis, SH .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) :284-293

[2]

CARLEY LR, P 1988 CUST INT CIRC

[3]

COMIL JP, 1999, ISSCC FEB, V42, P238

[4]

CONROY C, 1999, ISSCC FEB, V42, P240

[5]

HESTER R, CODEC ECHO CANCELING

[6] A stereo multibit Sigma Delta DAC with asynchronous master-clock interface [J].

Kwan, T ;

Adams, R ;

Libert, R .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (12) :1881-1887

[7]

MERCER D, 1996, INT S LOW POW EL DES, P243

[8]

Norsworthy StevenR., 1997, Delta-Sigma Data Converters: Theory, Design, and Simulation

← 1 →