On-line musical beat tracking with phase-locked-loop (PLL) technique

被引：0

作者：

Shiu, Yu ^{[1
]}

Kuo, C. -C. Jay ^{[1
]}

机构：

[1] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA

来源：

ICCE: 2007 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An on-line beat tracking algorithm based on the digital phase-locked-loop (PILL) technique is proposed in this work, which estimates both the music. tempo and the position of beat pulses in real time. In addition to a detailed description of the proposed algorithm, we show that the I'LL-technique is effective in its tracking performance and simple to implement.

引用

页码：5 / +

页数：2

共 50 条

[21] A CMOS ANALOG MULTI-SINUSOIDAL PHASE-LOCKED-LOOP [J].

PADMANABHAN, M ;

MARTIN, K .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (09) :1046-1057

[22] Frequency Stabilization of an Optoelectronic Oscillator Based on Phase-Locked-Loop [J].

Fu, Rongrong ;

Zhu, Yanhong ;

Jin, Xiaofeng .

PROCEEDINGS OF THE 28TH CONFERENCE OF SPACECRAFT TT&C TECHNOLOGY IN CHINA: OPENNESS, INTEGRATION AND INTELLIGENT INTERCONNECTION, 2018, 445 :525-530

[23] PHASED-ARRAY CONTROL USING PHASE-LOCKED-LOOP PHASE SHIFTERS [J].

HOUGHTON, AW ;

BRENNAN, PV .

IEE PROCEEDINGS-H MICROWAVES ANTENNAS AND PROPAGATION, 1992, 139 (01) :31-37

[24] Effects of Phase-Locked-Loop Circuit on a Self-Commutated BTB System under Line Faults [J].

Pham, Phuong Viet ;

Hagiwara, Makoto ;

Akagi, Hirofumi .

2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, :1708-1714

[25] PHASE-LOCKED-LOOP PHASE-SHIFTER FOR BAND-LIMITED SIGNALS [J].

ROUTLEDGE, D ;

VANELDIK, JF .

RADIO AND ELECTRONIC ENGINEER, 1977, 47 (03) :117-120

[26] A new phase-locked loop (PLL) system [J].

Karimi-Ghartemani, M ;

Iravani, MR .

PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, :421-424

[27] PHASE-LOCKED-LOOP CIRCUIT MULTIPLIES FREQUENCIES BY 2 TO 256. [J].

Zwicker, Robert M. .

Electronic Design, 1976, 24 (11)

[28] Dynamic testing of mechanical properties of a substrate using phase-locked-loop [J].

Clark, Matthew ;

Feng, Z. C. .

Proceedings of the ASME Design Engineering Division 2005, Pts A and B, 2005, :517-522

[29] A 10-GHz SiGeBiCMOS phase-locked-loop frequency synthesizer [J].

Klepser, BUH ;

Scholz, M ;

Götz, E .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) :328-335

[30] A fast lock digital phase-locked-loop architecture for wireless applications [J].

Fahim, AM ;

Elmasry, MI .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (02) :63-72

← 1 2 3 4 5 →