A multi-gate single-electron transistor model for circuit simulations by SPICE

被引:3
|
作者
Yu, Y. S. [1 ]
机构
[1] Hankyong Natl Univ, Dept Informat & Control Engn, Ansong 456749, South Korea
[2] Hankyong Natl Univ, Grad Sch Bioenvironm & Informat Technol, Ansong 456749, South Korea
关键词
single-electron transistor; equivalent circuit; MOSFET; Coulomb oscillation; SET summing gate;
D O I
10.3938/jkps.50.739
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A new compact multi-gate single-electron transistor (MGSET) model for circuit simulations by SPICE is introduced. In addition to the multi-input gates, a random background charge Q(O) is included in the model. The developed model is based on a linearized equivalent circuit and is implemented to the SmartSpice made by Silvaco. The drain-source current (I-ds) versus gate-source voltage (V-gs) characteristics and the Id, versus drain-source voltage (V-ds) characteristics, calculated by using the model, reproduce those of a Monte-Carlo simulator within a 1% error. One simulation of SE-FET hybrid circuits, consisting of one MGSET and two MOSFETs, was successfully done.
引用
收藏
页码:739 / 743
页数:5
相关论文
共 50 条
  • [21] A SINGLE-ELECTRON TRANSISTOR
    不详
    IEEE SPECTRUM, 1991, 28 (02) : 19 - 19
  • [22] THE SINGLE-ELECTRON TRANSISTOR
    KASTNER, MA
    REVIEWS OF MODERN PHYSICS, 1992, 64 (03) : 849 - 858
  • [23] Single-electron transistor backaction on the single-electron box
    Turek, BA
    Lehnert, KW
    Clerk, A
    Gunnarsson, D
    Bladh, K
    Delsing, P
    Schoelkopf, RJ
    PHYSICAL REVIEW B, 2005, 71 (19):
  • [24] Single-electron OR gate
    Karafyllidis, I
    ELECTRONICS LETTERS, 2000, 36 (05) : 407 - 408
  • [25] Multi-Gate FD-SOI Single Electron Transistor for hybrid SET-MOSFET quantum computing
    Bersano, Fabio
    De Palma, Franco
    Oppliger, Fabian
    Braakman, Floris
    Radu, Ionut
    Scarlino, Pasquale
    Poggio, Martino
    Ionescu, Adrian Mihai
    ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2022, : 49 - 52
  • [26] Advances in multi-gate MOSFET circuit design
    Fulde, M.
    Von Arnim, K.
    Pacha, C.
    Bauer, F.
    Russ, C.
    Siprak, D.
    Xiong, W.
    Marshall, A.
    Cleavelin, C. R.
    Schruefer, K.
    Schmitt-Landsiedel, D.
    Knoblinger, G.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 186 - +
  • [27] Resistively coupled single-electron transistor using tunnel gate resistor
    Wakaya, F
    Nakamichi, S
    Gamo, K
    Mandai, S
    Iwabuchi, S
    SUPERLATTICES AND MICROSTRUCTURES, 2000, 27 (5-6) : 603 - 606
  • [28] Shuttle instability induced by an ac gate in a nanoelectromechanical single-electron transistor
    Nishiguchi, Norihiko
    PHYSICAL REVIEW B, 2008, 78 (08)
  • [29] Gate voltage dependence of a single-electron transistor using the shuttle mechanism
    Nishiguchi, N
    PHYSICAL REVIEW B, 2002, 65 (03) : 1 - 10
  • [30] A new simple model for the single-electron transistor (SET)
    Ismail, M. Y. A.
    AbdelRassoul, R. A.
    2006 INTERNATIONAL CONFERENCE ON MEMS, NANO AND SMART SYSTEMS, PROCEEDINGS, 2006, : 7 - +