A multi-gate single-electron transistor model for circuit simulations by SPICE

被引：3
|
作者：
Yu, Y. S. [1 ]
机构：
[1] Hankyong Natl Univ, Dept Informat & Control Engn, Ansong 456749, South Korea
[2] Hankyong Natl Univ, Grad Sch Bioenvironm & Informat Technol, Ansong 456749, South Korea
来源：
JOURNAL OF THE KOREAN PHYSICAL SOCIETY | 2007年 / 50卷 / 03期
关键词：
single-electron transistor; equivalent circuit; MOSFET; Coulomb oscillation; SET summing gate;
D O I：
10.3938/jkps.50.739
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
A new compact multi-gate single-electron transistor (MGSET) model for circuit simulations by SPICE is introduced. In addition to the multi-input gates, a random background charge Q(O) is included in the model. The developed model is based on a linearized equivalent circuit and is implemented to the SmartSpice made by Silvaco. The drain-source current (I-ds) versus gate-source voltage (V-gs) characteristics and the Id, versus drain-source voltage (V-ds) characteristics, calculated by using the model, reproduce those of a Monte-Carlo simulator within a 1% error. One simulation of SE-FET hybrid circuits, consisting of one MGSET and two MOSFETs, was successfully done.
引用
收藏
页码：739 / 743
页数：5
相关论文
共 50 条
  • [1] Performance of single-electron transistor logic composed of multi-gate single-electron transistors
    Jeong, MY
    Jeong, YH
    Hwang, SW
    Kim, DM
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (11): : 6706 - 6710
  • [2] Performance of single-electron transistor logic composed of multi-gate single-electron transistors
    Pohang Univ of Science and, Technology, Kyungbuk, Korea, Republic of
    Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 11 (6706-6710):
  • [3] A multi-gate single-electron transistor and its application to an exclusive-OR gate
    Takahashi, Y
    Fujiwara, A
    Yamazaki, K
    Namatsu, H
    Kurihara, K
    Murase, K
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 127 - 130
  • [4] Single-electron transistor analytic I-V model for SPICE simulations
    Wang, XH
    Porod, W
    SUPERLATTICES AND MICROSTRUCTURES, 2000, 28 (5-6) : 345 - 349
  • [5] Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors
    Deng, Guoqing
    Chen, Chunhong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (09) : 1573 - 1582
  • [6] Implementation of single-electron transistor with resistive gate
    Pashkin, Yuri
    Nakamura, Yasunobu
    Tsai, Jaw-Shen
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1999, 38 (1 B): : 406 - 409
  • [7] Ferromagnetic single-electron transistor with RC gate
    Shirakashi, J
    Takemura, Y
    MAGNETOELECTRONICS AND MAGNETIC MATERIALS-NOVEL PHENOMENA AND ADVANCED CHARACTERIZATION, 2003, 746 : 163 - 168
  • [8] Implementation of single-electron transistor with resistive gate
    Pashkin, Y
    Nakamura, Y
    Tsai, JS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (1B): : 406 - 409
  • [9] Equivalent circuit approach for single electron transistor model for efficient circuit simulation by SPICE
    Yu, YS
    Oh, JH
    Hwang, SW
    Ahn, D
    ELECTRONICS LETTERS, 2002, 38 (16) : 850 - 852
  • [10] SINGLE-ELECTRON TRANSISTOR CONTROLLED WITH A RC CIRCUIT
    KOROTKOV, AN
    PHYSICAL REVIEW B, 1994, 49 (23): : 16518 - 16522
12345