Insights into correlation between board-level drop reliability and package-level ball impact test characteristics

被引:12
|
作者
Yeh, Chang-Lin [1 ]
Lai, Yi-Shao [1 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil Lab, Kaohsiung, Taiwan
关键词
ball impact test (BIT); board-level drop test; correlation; finite-element methods; reliability;
D O I
10.1109/TEPM.2006.890640
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The ball impact test (BIT) is developed based on the demand of a package-level measure for the board-level drop reliability of solder joints in the sense that it leads to fracturing of solder joints around the intermetallics, similar to that from a board-level drop test. In this paper, both board-level drop test and package-level ball impact test are examined numerically for solder joints of different Sn-Ag-Cu compositions. We propose a stress-based drop reliability index that involves the strength of intermetallics and the maximum interfacial normal stress the solder joints have experienced during the drop impact process. Correlations between the drop reliability index and BIT characteristics are found to be dependent on solder compositions. However, the correlations appear to be universal, i.e., independent of solder compositions, when certain constant multipliers are introduced.
引用
收藏
页码:84 / 91
页数:8
相关论文
共 50 条
  • [31] Board Level Energy Correlation and Interconnect Reliability Modeling under Drop Impact
    Agrawal, Akash
    Levo, Tim
    Pitarresi, James
    Roggeman, Brian
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1694 - +
  • [32] Board level drop test reliability of IC packages
    Chai, TC
    Quek, S
    Hnin, WY
    Wong, EH
    Chia, J
    Wang, YY
    Tan, YM
    Lim, CT
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 630 - 636
  • [33] Parameters Study of Thermomechanical Reliability of Board-level Fan-out Package
    Shih, Meng-Kai
    Lee, Ying-Chih
    Chen, Ryan
    Tarng, David
    Hung, C. P.
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 66 - 70
  • [34] Coupled Power and Thermal Cycling Reliability of Board-Level Package-on-Package Stacking Assembly
    Wang, Tong Hong
    Lai, Yi-Shao
    Lee, Chang-Chi
    Lin, Yu-Cheng
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2009, 32 (01): : 14 - 21
  • [35] Design guideline on board-level thermomechanical reliability of 2.5D package
    Shao, Shuai
    Niu, Yuling
    Wang, Jing
    Liu, Ruiyang
    Park, Seungbae
    Lee, Hohyung
    Yip, Laurene
    Refai-Ahmed, Gamal
    MICROELECTRONICS RELIABILITY, 2020, 111 (111)
  • [36] Board-level Reliability of Core less Flip Chip Package Assembled on a Printed Circuit Board
    Chang, Tao-Chih
    Juang, Jin-Ye
    Chang, Hung-Jen
    Chuang, Chun-Chih
    Zhan, Chau-Jie
    Hung, Yin-Po
    Yang, Tsung-Fu
    Li, Wei
    Chung, Su-Ching
    Chou, Jung-Hua
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 150 - 153
  • [37] Thermo-Mechanical Reworkable Epoxy Underfill in Board-Level Package: Material Characteristics and Reliability Criteria
    Teng, Lip Saw
    Devarajan, Mutharasu
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1750 - 1753
  • [38] Board Level Dynamic Response and Solder Ball Joint Reliability Analysis under Drop Impact Test with Various Impact Orientations
    Xu, Z. J.
    Yu, T. X.
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1080 - 1085
  • [39] Board-level drop reliability performance before and after thermal cycling aging
    Pang, John H. L.
    Xu, Luhua
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 2, 2007, : 173 - 178
  • [40] Modeling and Simulation of PCB Assembly under Board-level Drop Impact
    Liu, Fang
    Meng, Guang
    MECHANICAL ENGINEERING AND GREEN MANUFACTURING, PTS 1 AND 2, 2010, : 451 - +