Insights into correlation between board-level drop reliability and package-level ball impact test characteristics

被引:12
作者
Yeh, Chang-Lin [1 ]
Lai, Yi-Shao [1 ]
机构
[1] Adv Semicond Engn Inc, Stress Reliabil Lab, Kaohsiung, Taiwan
来源
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING | 2007年 / 30卷 / 01期
关键词
ball impact test (BIT); board-level drop test; correlation; finite-element methods; reliability;
D O I
10.1109/TEPM.2006.890640
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The ball impact test (BIT) is developed based on the demand of a package-level measure for the board-level drop reliability of solder joints in the sense that it leads to fracturing of solder joints around the intermetallics, similar to that from a board-level drop test. In this paper, both board-level drop test and package-level ball impact test are examined numerically for solder joints of different Sn-Ag-Cu compositions. We propose a stress-based drop reliability index that involves the strength of intermetallics and the maximum interfacial normal stress the solder joints have experienced during the drop impact process. Correlations between the drop reliability index and BIT characteristics are found to be dependent on solder compositions. However, the correlations appear to be universal, i.e., independent of solder compositions, when certain constant multipliers are introduced.
引用
收藏
页码:84 / 91
页数:8
相关论文
共 20 条
[1]  
[Anonymous], 2016, JESD22B111A JEDEC
[2]  
Birzer C, 2005, EL PACKAG TECH CONF, P255
[3]   The mechanics of the solder ball shear test and the effect of shear rate [J].
Chia, JYH ;
Cotterell, B ;
Chai, TC .
MATERIALS SCIENCE AND ENGINEERING A-STRUCTURAL MATERIALS PROPERTIES MICROSTRUCTURE AND PROCESSING, 2006, 417 (1-2) :259-274
[4]   Drop impact reliability testing for lead-free and lead-based soldered IC packages [J].
Chong, Desmond Y. R. ;
Che, F. X. ;
Pang, John H. L. ;
Ng, Kellin ;
Tan, Jane Y. N. ;
Low, Patrick T. H. .
MICROELECTRONICS RELIABILITY, 2006, 46 (07) :1160-1171
[5]   Ductile-to-brittle transition in Sn-Zn solder joints measured by impact test [J].
Date, M ;
Shoji, T ;
Fujiyoshi, M ;
Sato, K ;
Tu, KN .
SCRIPTA MATERIALIA, 2004, 51 (07) :641-645
[6]   Experimental studies of board-level reliability of chip-scale packages subjected to JEDEC drop test condition [J].
Lai, YS ;
Yang, PF ;
Yeh, CL .
MICROELECTRONICS RELIABILITY, 2006, 46 (2-4) :645-650
[7]  
LAI YS, 2005, P 38 INT S MICR PHIL, P199
[8]  
LAI YS, IN PRESS MICROELECTR
[9]  
Newman K, 2005, ELEC COMP C, P1194
[10]  
Ou SQ, 2005, ELEC COMP C, P467