A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches

This paper proposes a new hybrid asymmetric multilevel inverter for generating the higher number of levels with reduced number of power semiconductor switches. The hybrid asymmetric multilevel inverter consists of full bridge inverter and reduced switch inverter topology. The reduced switch inverter topology can generate 13-level output voltage without utilizing full bridge inverter. When the full bridge inverter is combined with reduced switch inverter topology, it can generate the 27-level output voltage. Sinusoidal pulse width modulation technique is used to trigger the multilevel inverter switches and to achieve high-quality output voltage with lesser total harmonic distortion. The performance of proposed multilevel inverter is tested by MATLAB/SIMULINK and validated the results with different parameters. The output voltage level of proposed multilevel inverter is satisfied IEEE519 harmonic standard without using any passive filters.