A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches

被引：0

作者：

Prabaharan, N. ^{[1
]}

Palanisamy, K. ^{[1
]}

机构：

[1] VIT Univ, Sch Elect Engn, Vellore, Tamil Nadu, India

来源：

2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES) | 2016年

关键词：

multilevel inverter; pulse width modulation; reduced switch MLI; asymmetric; total harmonic distortion; TOPOLOGIES; VOLTAGE;

D O I：

暂无

中图分类号：

TE [石油、天然气工业]; TK [能源与动力工程];

学科分类号：

0807 ; 0820 ;

摘要：

This paper proposes a new hybrid asymmetric multilevel inverter for generating the higher number of levels with reduced number of power semiconductor switches. The hybrid asymmetric multilevel inverter consists of full bridge inverter and reduced switch inverter topology. The reduced switch inverter topology can generate 13-level output voltage without utilizing full bridge inverter. When the full bridge inverter is combined with reduced switch inverter topology, it can generate the 27-level output voltage. Sinusoidal pulse width modulation technique is used to trigger the multilevel inverter switches and to achieve high-quality output voltage with lesser total harmonic distortion. The performance of proposed multilevel inverter is tested by MATLAB/SIMULINK and validated the results with different parameters. The output voltage level of proposed multilevel inverter is satisfied IEEE519 harmonic standard without using any passive filters.

引用

页数：4

共 50 条

[1] Asymmetric Multilevel Hybrid Inverter with Reduced Number of Switches
Abraham, Babitha T.
Benny, Anish
2014 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS: MAGNETICS, MACHINES AND DRIVES (AICERA/ICMMD), 2014,
[2] New Single Phase Asymmetric Multilevel Inverter with Reduced Number of Power Switches
Thiyagarajan, V
Somasundaram, P.
2017 INTERNATIONAL CONFERENCE ON POWER AND EMBEDDED DRIVE CONTROL (ICPEDC), 2017, : 219 - 222
[3] The New Topology of Multilevel Inverter with Reduced Number of Switches
Jefry, Nur Atiqah
Haw, Law Kah
Ing, Wong Kiing
2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
[4] Simulation of New Symmetric and. Asymmetric Multilevel Inverter Topology with Reduced Number of Switches
Thiyagarajan, V.
Somasundaram, P.
2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 315 - 319
[5] Multilevel inverter with reduced number of switches
Koshti, Amol K.
Thorat, A. R.
Bhattar, P. C. Tejasvi. L.
PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
[6] Novel symmetric and asymmetric topology of multilevel inverter with reduced number of switches
Reddy, Kelam Bala Muralidhar
Pattnaik, Swapnajit
2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 165 - 170
[7] Simulation Analysis of New Multilevel Inverter with Reduced Number of Switches
Dhivakar, K.
Thiyagarajan, V
2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 443 - 448
[8] A New Multilevel Inverter Topology with Reduced Number of Power Switches
Beigi, L. M. A.
Azli, N. A.
Khosravi, F.
Najafi, E.
Kaykhosravi, A.
2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
[9] A New Asymmetric Multilevel Inverter with Reduced Number of Switches and Reduction of Harmonics using Sine Property
Kumar, A. Rakesh
Deepa, T.
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
[10] A New Asymmetric Multilevel Inverter With Reduced Number of Components
Yousofi-Darmian, Saeed
Masoud Barakati, S.
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2020, 8 (04) : 4333 - 4342

← 1 2 3 4 5 →