High Resolution Delay Locked Loop for Time Synchronization with Multi Path Mitigation

被引：0

作者：

Marx, Michael ^{[1
]}

Kokozinski, Rainer ^{[1
]}

Mueller, Hans-Christan ^{[1
]}

机构：

[1] Fraunhofer Inst Microelect Syst, D-47057 Duisburg, Germany

来源：

PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS | 2009年

关键词：

D O I：

10.1109/RME.2009.5201340

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

ACCURATE localization Systems, based on the measurement of the time of flight of a signal between radio devices, also known as Real Time Location Systems (RTLS) are becoming increasingly important especially in indoor applications. Due to severe multi path conditions, the largest problem for those RTLS systems is to detect the time of arrival of signals traveling over the direct line of sight path. We present issues of a new High Resolution Delay Locked Loop (HRDLL) architecture- that allows an efficient hardware implementation of a high resolution method for multi path mitigation, and demonstrate first results.

引用

页码：204 / 207

页数：4

共 50 条

[21] A Fast and Stable Time Locked Loop for Network Time Synchronization with Parallel FLL and PLL
Andrich, Carsten
Bauer, Julia
Grosse, Peter
Ihlow, Alexander
Del Galdo, Giovanni
INTERNATIONAL IEEE SYMPOSIUM ON PRECISION CLOCK SYNCHRONIZATION FOR MEASUREMENT, CONTROL, AND COMMUNICATION (ISPCS 2018), 2018, : 73 - 76
[22] Multiplying Delay Locked Loop (MDLL) in Time-to-Digital Conversion
Jansson, Jussi-Pekka
Mantyniemi, Antti
Kostamovaara, Juha
I2MTC: 2009 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3, 2009, : 1199 - 1204
[23] OPTIMIZATION OF PHASE-LOCKED LOOP WITH VARIABLE TIME-DELAY
BRUNK, M
NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1973, 26 (11): : 508 - 513
[24] Analytical and numerical investigations of the phase-locked loop with time delay
Schanz, M
Pelster, A
PHYSICAL REVIEW E, 2003, 67 (05):
[25] PULL-IN PERFORMANCE OF PHASE LOCKED LOOP WITH TIME-DELAY
BRUNK, M
ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK, 1974, 28 (02): : 53 - 60
[26] An Enhanced Transfer Delay Frequency Locked Loop Method for Single Phase Grid Voltage Synchronization
Zhao, Peiqi
Zhang, Juxiang
Dai, Zhiyong
Chen, Xiaolei
Fan, Mingdi
2019 IEEE 10TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG 2019), 2019, : 623 - 627
[27] Wiener's analysis of the discrete-time phase-locked loop with loop delay
Spalvieri, Arnaldo
Magarini, Maurizio
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (06) : 596 - 600
[28] The Design of a Novel Delay\-Locked Loop with Multi-correlator and Hybrid Spacing
Yang, Ying
Chen, Jie
He, Lu
Ba, Xiaohui
CSNC 2011: 2ND CHINA SATELLITE NAVIGATION CONFERENCE, VOLS 1-3, 2011, : 1132 - 1137
[29] A High-Resolution Wide-Range Dual-Loop Digital Delay-Locked Loop Using a Hybrid Search Algorithm
Han, Sangwoo
Kim, Jongsun
2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 293 - 296
[30] An Independent Method for Estimating Path Delay in Microwave Time Synchronization System
Liu, Zan
Li, Yitao
Chen, Xihong
PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2017, : 853 - 856

← 1 2 3 4 5 →