High Resolution Delay Locked Loop for Time Synchronization with Multi Path Mitigation

被引：0
|
作者：
Marx, Michael [1 ]
Kokozinski, Rainer [1 ]
Mueller, Hans-Christan [1 ]
机构：
[1] Fraunhofer Inst Microelect Syst, D-47057 Duisburg, Germany
来源：
PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS | 2009年
关键词：
D O I：
10.1109/RME.2009.5201340
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
ACCURATE localization Systems, based on the measurement of the time of flight of a signal between radio devices, also known as Real Time Location Systems (RTLS) are becoming increasingly important especially in indoor applications. Due to severe multi path conditions, the largest problem for those RTLS systems is to detect the time of arrival of signals traveling over the direct line of sight path. We present issues of a new High Resolution Delay Locked Loop (HRDLL) architecture- that allows an efficient hardware implementation of a high resolution method for multi path mitigation, and demonstrate first results.
引用
收藏
页码：204 / 207
页数：4
相关论文
共 50 条
  • [1] High-resolution time interpolator based on a delay locked loop and an RC delay line
    High Energy Physics, 1000 Lisbon, Portugal
    不详
    IEEE J Solid State Circuits, 10 (1360-1366):
  • [2] A high-resolution time interpolator based on a delay locked loop and an RC delay line
    Mota, M
    Christiansen, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (10) : 1360 - 1366
  • [3] Time Synchronization for Real Time Localization Systems with Multi Path Mitigation
    Marx, Michael
    Kokozinski, Rainer
    Mueller, Hans-Christan
    IEEE MTT S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON WIRELESS SENSING, LOCAL POSITIONING, AND RFID (IMWS 2009-CROATIA), 2009, : 57 - 60
  • [4] A high-resolution multi-phase delay-locked loop with offset locking technique
    Chuang, Chi-Nan
    Wu, Chun-Yen
    Lin, Tsui-Wei
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (10) : 1699 - 1712
  • [5] Clock aligner based on delay locked loop with double edge synchronization
    Stojcev, Mile
    Jovanovic, Goran
    MICROELECTRONICS RELIABILITY, 2008, 48 (01) : 158 - 166
  • [6] A delay locked loop synchronization scheme for high frequency multiphase hysteretic DC-DC converters
    Li, Pengfei
    Bashirullah, Rizwan
    Hazucha, Peter
    Karnik, Tanay
    2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, : 26 - 27
  • [7] DESIGN OF PHASE-LOCKED LOOP WITH TIME DELAY
    KURAMOTO, M
    HIRADE, K
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1970, 18 (11-1): : 796 - &
  • [8] A Dual-Loop Delay Locked Loop with Multi Digital Delay Lines for GHz DRAMs
    Moon, Jinyeong
    Lee, Hye-young
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 313 - 316
  • [9] A single-path pulsewidth control loop with a built-in delay-locked loop
    Han, SR
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) : 1130 - 1135
  • [10] ANALYSIS OF PHASE-LOCKED LOOP ACQUISITION WITH DELAY TIME
    DAIKOKU, K
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1974, 57 (12): : 25 - 33
12345