共 27 条
[2]
Aoulaiche M., 2012, REL PHYS S IRPS APR, DOI [10.1109/IRPS.2012.6241918, DOI 10.1109/IRPS.2012.6241918]
[5]
A low-voltage biasing scheme for aggressively scaled bulk FinFET 1T-DRAM featuring 10s retention at 85°C
[J].
2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2010,
:161-162
[9]
20 GHz operation of an asynchronous wave-pipelined RSFQ arithmetic-logic unit
[J].
SUPERCONDUCTIVITY CENTENNIAL CONFERENCE 2011,
2012, 36
:59-65