A practical die stress model and its applications in flip-chip packages

被引:2
|
作者
Guo, YF [1 ]
Zhao, JH [1 ]
机构
[1] Motorola Inc, Interconnect Syst Labs, Tempe, AZ 85284 USA
来源
ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS | 2000年
关键词
D O I
10.1109/ITHERM.2000.866852
中图分类号
O414.1 [热力学];
学科分类号
摘要
Failure induced by die cracking is one of the concerns in flip-chip packaging design and reliability study. In this paper, a thermal stress model called hi-material plate (BMP) model for analyzing flip-chip packages is developed. The analytical model, which has a closed form solution, is validated by finite element method and extensive experimental measurements for applications in flip-chip packages. Using this model, die stress and curvature can be determined effectively. It offers a significant advantage in estimating the die stress and package reliability in the process of selecting and evaluating the design and material parameters for the flip-chip packages. From this model, it is evident that the curvature and the bending stress are independent of die size if the edge effect is neglected. Further more, the bending stress is independent of absolute die thickness if substrate to die thickness ratio is kept the same. The die curvature and the bending stress have simple correlation in certain range of thickness ratio.
引用
收藏
页码:393 / 399
页数:7
相关论文
共 50 条
  • [1] Assembly and reliability of "large die" flip-chip chip scale packages
    Gaffney, K
    Erich, R
    2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 : 137 - 142
  • [2] Singular stress fields at corners in flip-chip packages
    Lu, Nanshu
    Zhang, Zhen
    Yoon, Juil
    Suo, Zhigang
    ENGINEERING FRACTURE MECHANICS, 2012, 86 : 38 - 47
  • [3] Evaluation of die edge cracking in flip-chip PBGA packages
    Mercado, LL
    Sarihan, V
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2003, 26 (04): : 719 - 723
  • [4] Evaluation of die edge cracking in flip-chip PBGA packages
    Mercado, Lei L.
    Sarihan, Vijay
    Thermomechanical Phenomena in Electronic Systems -Proceedings of the Intersociety Conference, 2000, 2 : 73 - 78
  • [5] Evaluation of die edge cracking in flip-chip PBGA packages
    Mercado, LL
    Sarihan, V
    ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL 2, PROCEEDINGS, 2000, : 73 - 78
  • [6] The availability of the thermal resistance model in flip-chip packages
    Lee, Woong Sun
    Byun, Kwang Yoo
    2007 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, 2007, : 410 - 414
  • [7] Thermal cycling effects on eutectic flip-chip die on organic packages
    Sylvester, MF
    Banks, DR
    Le-Huu, D
    Kern, RW
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 438 - 443
  • [8] ENCAPSULANTS USED IN FLIP-CHIP PACKAGES
    SURYANARAYANA, D
    WU, TY
    VARCOE, JA
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (08): : 858 - 862
  • [9] Reliability issues for flip-chip packages
    Ho, PS
    Wang, GT
    Ding, M
    Zhao, JH
    Dai, X
    MICROELECTRONICS RELIABILITY, 2004, 44 (05) : 719 - 737
  • [10] Multiscale, Multiphysics Model of Underfill Flow for Flip-Chip Packages
    Zhou, Siyi
    Sun, Ying
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (06): : 893 - 902