Scaling beyond conventional CMOS device

被引：0
|
作者：
Ieong, M [1 ]
Doris, B [1 ]
Kedzierski, J [1 ]
Ren, ZB [1 ]
Rim, K [1 ]
Yang, M [1 ]
Shang, HL [1 ]
机构：
[1] IBM Corp, Thomas J Watson Res Ctr, Semicond Res & Dev Ctr, Yorktown Hts, NY 10598 USA
来源：
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Conventional scaling is no longer effective to continue device performance trend because of technological difficulties in the scaling of key device parameters. In this paper, we discuss device scaling options beyond convention device structures. We will discuss ultrathin body silicon on insulator (UTSOI) MOSFET and FinFET structures for improved electrostatic. We also discuss various mobility enhancement techniques including strained silicon on insulator (SGOI), strained silicon directly on insulator (SSDOI), and hybrid orientation technology (HOT).
引用
收藏
页码：31 / 34
页数：4
相关论文
共 50 条
  • [41] Extending the Scaling Limits of CMOS by Novel Device Architecture: Nanoscale RingFET
    Gupta, Mridula
    2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 17 - 17
  • [42] Beyond the Prototype: Understanding the Challenge of Scaling Hardware Device Production
    Khurana, Rushil
    Hodges, Steve
    PROCEEDINGS OF THE 2020 CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI'20), 2020,
  • [43] Multi-gate CMOS with fin-channel structures beyond planar CMOS scaling limits
    Hisamoto, D
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 96 - 99
  • [44] Beyond Scaling Laws: On the Rate Performance of Dense Device-to-Device Wireless Networks
    Hong, Song-Nam
    Caire, Giuseppe
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2015, 61 (09) : 4735 - 4750
  • [45] Buried Power Rail Integration for CMOS Scaling beyond the 3 nm Node
    Gupta, A.
    Tao, Z.
    Radisic, D.
    Mertens, H.
    Pedreira, O. Varela
    Demuynck, S.
    Boemmels, J.
    Devriendt, K.
    Heylen, N.
    Wang, S.
    Kenis, K.
    Teugels, L.
    Sebaai, F.
    Lorant, C.
    Jourdan, N.
    Chan, B. T.
    Subramanian, S.
    Schleicher, F.
    Peter, A.
    Rassoul, N.
    Siew, Y.
    Briggs, B.
    Zhou, D.
    Rosseel, E.
    Capogreco, E.
    Mannaert, G.
    Sepulveda, A.
    Dupuy, E.
    Vandersmissen, K.
    Chehab, B.
    Murdoch, G.
    Sanchez, E. Altamirano
    Biesemans, S.
    Tokei, Zs
    Litta, E. Dentoni
    Horiguchi, N.
    ADVANCED ETCH TECHNOLOGY AND PROCESS INTEGRATION FOR NANOPATTERNING XI, 2022, 12056
  • [46] Physical limitations in scaling field-effect transistors and technologies beyond CMOS
    Willander, M
    Fu, Y
    PHYSICS OF SEMICONDUCTOR DEVICES, VOLS 1 AND 2, 1998, 3316 : 986 - 993
  • [47] The impact of device footprint scaling on high-performance CMOS logic technology
    Deng, Jie
    Kim, Keunwoo
    Chuang, Ching-Te
    Wong, H.-S. Philip
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1148 - 1155
  • [48] Device Modeling and Circuit Design for Scalable Beyond-CMOS Computing
    Hu, Xuan
    Hassan, Naimul
    Brigner, Wesley H.
    Chauwin, Maverick
    Friedman, Joseph S.
    2020 IFIP/IEEE 28TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2020, : 210 - 211
  • [49] New state variable device opportunities for beyond CMOS: A system perspective
    Zhirnov, Victor V.
    Cavin, Ralph K.
    Bourianoff, George. I.
    2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 261 - +
  • [50] CMOS SCALING INTO THE 21ST-CENTURY - 0.1-MU-M AND BEYOND
    TAUR, Y
    MII, YJ
    FRANK, DJ
    WONG, HS
    BUCHANAN, DA
    WIND, SJ
    RISHTON, SA
    SAIHALASZ, GA
    NOWAK, EJ
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 245 - 260
12345