共 13 条
[1]
DEMICHELI G, 2006, NETWORKS ON CHIPS TE
[2]
Duato J., 2003, Interconnection networks
[4]
Jerger Natalie Enright, 2009, SYNTHESIS LECT COMPU, V4, P1, DOI DOI 10.2200/S00209ED1V01Y200907CAC008
[5]
Bandwidth-constrained mapping of cores onto NoC architectures
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS,
2004,
:896-901
[6]
Reliability in application specific mesh-based NoC architectures
[J].
14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS,
2008,
:207-+
[7]
Elixir: A new bandwidth-constrained mapping for Networks-on-chip
[J].
IEICE ELECTRONICS EXPRESS,
2010, 7 (02)
:73-79
[9]
RODRIGO S, 2011, COMPUT AIDED DESIGN, V30, P534
[10]
SHAMSHIRI S, 2010, VLSI TEST S VTS 2010, P194