A technique for logic design of voltage-mode pass transistor based multi-valued multiple-output logic circuits

被引:3
|
作者
Babu, HMH [1 ]
Islam, MR [1 ]
Ali, AA [1 ]
Akon, MMS [1 ]
Rahaman, MA [1 ]
Islam, MF [1 ]
机构
[1] Univ Dhaka, Dept Comp Sci, Dhaka 1000, Bangladesh
关键词
multi-valued logic (MVL); TMOS logic circuits; literals; residual; support set;
D O I
10.1109/ISMVL.2003.1201393
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
An approach for designing multi-valued logic circuits is proposed in this paper. We also describe a systematic method for implementing a set of binary logic functions, as multi-valued logic functions, and the heuristic algorithms for different stages of the design process are provided along with it. Experimental results are included for a number of benchmark functions and the proposed method has been found to be quite efficient, in terms Of number of transistors, in the implementation of some of these functions. The proposed circuits are essentially voltage-mode circuits with multi-valued outputs and in the case of implementing multiple-output binary logic functions this approach produces circuits with reduced number of output pins. The circuits described here are also suitable to be implemented in VLSI technology since they are composed of simple enhancement / depletion mode MOS transistors and pass transistors.
引用
收藏
页码:111 / 116
页数:6
相关论文
共 50 条
  • [41] A Full-System Approach to Multi-Valued Logic Design
    Gutermann, Annina
    Becker, Juergen
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 226 - 227
  • [42] Complexity of Representations of Multiple-Output Boolean Functions in the Reversible Logic Circuits
    Vinokurov, S. F.
    Frantseva, A. S.
    PROCEEDINGS OF THE XIX IEEE INTERNATIONAL CONFERENCE ON SOFT COMPUTING AND MEASUREMENTS (SCM 2016), 2016, : 374 - 376
  • [43] Multi-level factorisation technique for pass transistor logic
    Jaekel, A
    Bandyopadhyay, S
    Jullien, GA
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (01): : 48 - 54
  • [44] Design of submicrometer CMOS differential pass-transistor logic circuits
    Pasternak, John H.
    Salama, C.Andre T.
    IEEE Journal of Solid-State Circuits, 1991, 26 (09): : 1249 - 1258
  • [45] Current-mode level restoration:: circuit for multi-valued logic
    Morgül, A
    Temel, T
    ELECTRONICS LETTERS, 2005, 41 (05) : 230 - 231
  • [46] Multi-input variable-threshold circuits for multi-valued logic functions
    Syuto, M
    Shen, J
    Tanno, K
    Ishizuka, O
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 27 - 32
  • [47] Generating digital circuits tests using multi-valued logic and inductive statements
    Kiev Polytechnical Inst, Kiev, Ukraine
    Engineering Simulation, 1997, 14 (01): : 75 - 82
  • [48] Quaternary Voltage-Mode Logic Cells and Fixed-Point Multiplication Circuits
    Datla, Satyendra R. P. Raju
    Thornton, Mitchell A.
    40TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC ISMVL 2010, 2010, : 128 - 133
  • [49] Multi-Valued Logic Based on Probability-Generated Aggregators
    Kagan, Eugene
    Rybalov, Alexander
    Yager, Ronald
    2014 IEEE 28TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL (IEEEI), 2014,
  • [50] Multi-valued logic arbiter PUF designs based on CNTFETs
    Momeni, Hossein
    Ghazizadeh, Amir
    Sharifi, Fazel
    COMPUTERS & ELECTRICAL ENGINEERING, 2022, 102