A technique for logic design of voltage-mode pass transistor based multi-valued multiple-output logic circuits

被引:3
|
作者
Babu, HMH [1 ]
Islam, MR [1 ]
Ali, AA [1 ]
Akon, MMS [1 ]
Rahaman, MA [1 ]
Islam, MF [1 ]
机构
[1] Univ Dhaka, Dept Comp Sci, Dhaka 1000, Bangladesh
关键词
multi-valued logic (MVL); TMOS logic circuits; literals; residual; support set;
D O I
10.1109/ISMVL.2003.1201393
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
An approach for designing multi-valued logic circuits is proposed in this paper. We also describe a systematic method for implementing a set of binary logic functions, as multi-valued logic functions, and the heuristic algorithms for different stages of the design process are provided along with it. Experimental results are included for a number of benchmark functions and the proposed method has been found to be quite efficient, in terms Of number of transistors, in the implementation of some of these functions. The proposed circuits are essentially voltage-mode circuits with multi-valued outputs and in the case of implementing multiple-output binary logic functions this approach produces circuits with reduced number of output pins. The circuits described here are also suitable to be implemented in VLSI technology since they are composed of simple enhancement / depletion mode MOS transistors and pass transistors.
引用
收藏
页码:111 / 116
页数:6
相关论文
共 50 条
  • [31] Implementation of Multi-Valued Logic Gates Using Full Current-Mode CMOS Circuits
    Turgay Temel
    Avni Morgul
    Analog Integrated Circuits and Signal Processing, 2004, 39 : 191 - 204
  • [32] Multi-valued logic function implementation with novel current-mode logic gates
    Temel, T
    Morgul, A
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 881 - 884
  • [33] Implementation of multi-valued logic gates using full current-mode CMOS circuits
    Temel, T
    Morgul, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 39 (02) : 191 - 204
  • [34] General design method for complementary pass transistor logic circuits
    Avci, M
    Yidirim, T
    ELECTRONICS LETTERS, 2003, 39 (01) : 46 - 48
  • [35] Synthesis of double pass-transistor logic network applied to multiple-valued logic
    Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
    不详
    Zhejiang Daxue Xuebao (Gongxue Ban), 2007, 8 (1307-1311+1328):
  • [36] Multi-Valued Logic Circuits on Graphene Quantum Point Contact Devices
    Rallis, Konstantinos
    Sirakoulis, Georgios Ch.
    Karafyllidis, Ioannis
    Rubio, Antonio
    NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 44 - 48
  • [37] Single-input multiple-output voltage-mode shadow filter based on VDDDAs
    Huaihongthong, Pintira
    Chaichana, Amornchai
    Suwanjan, Peerawut
    Siripongdee, Surapong
    Sunthonkanokpong, Wisuit
    Supavarasuwat, Piya
    Jaikla, Winai
    Khateb, Fabian
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 103 : 13 - 23
  • [38] Design of Novel Multiple Valued Logic (MVL) Circuits
    Raghavan, B. Srinivasa
    Bhaaskaran, V. S. Kanchana
    2017 INTERNATIONAL CONFERENCE ON NEXTGEN ELECTRONIC TECHNOLOGIES: SILICON TO SOFTWARE (ICNETS2), 2017, : 371 - 378
  • [39] Voltage comparator circuits for multiple-valued CMOS logic
    Guo, YB
    Current, KW
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 67 - 73
  • [40] Modified super pass gate for multiple-valued logic circuits
    Kelly, PM
    McGinnity, TM
    Maguire, LP
    ELECTRONICS LETTERS, 2000, 36 (22) : 1834 - 1836