A technique for logic design of voltage-mode pass transistor based multi-valued multiple-output logic circuits

被引:3
|
作者
Babu, HMH [1 ]
Islam, MR [1 ]
Ali, AA [1 ]
Akon, MMS [1 ]
Rahaman, MA [1 ]
Islam, MF [1 ]
机构
[1] Univ Dhaka, Dept Comp Sci, Dhaka 1000, Bangladesh
关键词
multi-valued logic (MVL); TMOS logic circuits; literals; residual; support set;
D O I
10.1109/ISMVL.2003.1201393
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
An approach for designing multi-valued logic circuits is proposed in this paper. We also describe a systematic method for implementing a set of binary logic functions, as multi-valued logic functions, and the heuristic algorithms for different stages of the design process are provided along with it. Experimental results are included for a number of benchmark functions and the proposed method has been found to be quite efficient, in terms Of number of transistors, in the implementation of some of these functions. The proposed circuits are essentially voltage-mode circuits with multi-valued outputs and in the case of implementing multiple-output binary logic functions this approach produces circuits with reduced number of output pins. The circuits described here are also suitable to be implemented in VLSI technology since they are composed of simple enhancement / depletion mode MOS transistors and pass transistors.
引用
收藏
页码:111 / 116
页数:6
相关论文
共 50 条
  • [21] Application of neuron-MOS to current-mode multi-valued logic circuits
    Shen, J
    Tanno, K
    Ishizuka, O
    Tang, Z
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 128 - 133
  • [22] Fault characterization and testability considerations in Multi-Valued logic circuits
    Abd-El-Barr, M
    Al-Sherif, M
    Osman, M
    1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 262 - 267
  • [23] Potential and Pitfalls of Multi-valued Logic Circuits for Hardware Security
    Hossain, Tanvir
    Ahsan, S. M. Mojahidul
    Hoque, Tamzidul
    2023 IEEE 16TH DALLAS CIRCUITS AND SYSTEMS CONFERENCE, DCAS, 2023,
  • [24] Multi-Valued Logic Circuits Based on Organic Anti-ambipolar Transistors
    Kobashi, Kazuyoshi
    Hayakawa, Ryoma
    Chikyow, Toyohiro
    Wakayama, Yutaka
    NANO LETTERS, 2018, 18 (07) : 4355 - 4359
  • [25] A novel current-mode design scheme for multi-valued logic gates
    Temel, T
    Morgul, A
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 609 - 612
  • [26] Design technique of neuron MOS binary circuits based on multiple-valued logic
    Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
    Pan Tao Ti Hsueh Pao, 2006, 7 (1316-1320):
  • [27] A New Logic Optimization Algorithm of Multi-valued Logic Function Based on Two-valued Logic
    Qiu, Jianlin
    Li, Fen
    Gu, Xiang
    Chen, Li
    Chen, Yanyun
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE II, PTS 1-6, 2012, 121-126 : 4330 - +
  • [28] Novel voltage-mode CMOS quaternary logic design
    da Silva, Ricardo Cunha G.
    Boudinov, Henri
    Carro, Luigi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (06) : 1480 - 1483
  • [29] TESTING OF MULTIPLE-OUTPUT DOMINO LOGIC (MODL) CMOS CIRCUITS
    JHA, NK
    TONG, Q
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) : 800 - 805
  • [30] OPTIMIZATION OF MULTIPLE-OUTPUT EXCLUSIVE-OR LOGIC-CIRCUITS
    ZHANG, YZ
    SCIENCE IN CHINA SERIES A-MATHEMATICS PHYSICS ASTRONOMY, 1990, 33 (05): : 625 - 633