共 50 条
- [21] Application of neuron-MOS to current-mode multi-valued logic circuits 1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 128 - 133
- [22] Fault characterization and testability considerations in Multi-Valued logic circuits 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 262 - 267
- [23] Potential and Pitfalls of Multi-valued Logic Circuits for Hardware Security 2023 IEEE 16TH DALLAS CIRCUITS AND SYSTEMS CONFERENCE, DCAS, 2023,
- [25] A novel current-mode design scheme for multi-valued logic gates 2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 609 - 612
- [26] Design technique of neuron MOS binary circuits based on multiple-valued logic Pan Tao Ti Hsueh Pao, 2006, 7 (1316-1320):
- [27] A New Logic Optimization Algorithm of Multi-valued Logic Function Based on Two-valued Logic FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE II, PTS 1-6, 2012, 121-126 : 4330 - +
- [30] OPTIMIZATION OF MULTIPLE-OUTPUT EXCLUSIVE-OR LOGIC-CIRCUITS SCIENCE IN CHINA SERIES A-MATHEMATICS PHYSICS ASTRONOMY, 1990, 33 (05): : 625 - 633