A technique for logic design of voltage-mode pass transistor based multi-valued multiple-output logic circuits

被引:3
|
作者
Babu, HMH [1 ]
Islam, MR [1 ]
Ali, AA [1 ]
Akon, MMS [1 ]
Rahaman, MA [1 ]
Islam, MF [1 ]
机构
[1] Univ Dhaka, Dept Comp Sci, Dhaka 1000, Bangladesh
关键词
multi-valued logic (MVL); TMOS logic circuits; literals; residual; support set;
D O I
10.1109/ISMVL.2003.1201393
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
An approach for designing multi-valued logic circuits is proposed in this paper. We also describe a systematic method for implementing a set of binary logic functions, as multi-valued logic functions, and the heuristic algorithms for different stages of the design process are provided along with it. Experimental results are included for a number of benchmark functions and the proposed method has been found to be quite efficient, in terms Of number of transistors, in the implementation of some of these functions. The proposed circuits are essentially voltage-mode circuits with multi-valued outputs and in the case of implementing multiple-output binary logic functions this approach produces circuits with reduced number of output pins. The circuits described here are also suitable to be implemented in VLSI technology since they are composed of simple enhancement / depletion mode MOS transistors and pass transistors.
引用
收藏
页码:111 / 116
页数:6
相关论文
共 50 条
  • [1] Voltage-mode multiple-valued logic adder circuits
    Thoidis, IM
    Soudris, D
    Thanailakis, A
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 1054 - 1061
  • [2] Design methodology of multiple-valued logic voltage-mode storage circuits
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Thanailakis, A
    Stouraitis, T
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A125 - A128
  • [3] Quaternary voltage-mode CMOS circuits for multiple-valued logic
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Christoforidis, S
    Thanailakis, A
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (02): : 71 - 77
  • [4] MULTIPLE-INPUT, MULTIPLE-OUTPUT PASS TRANSISTOR LOGIC
    SHAMANNA, M
    CAMERON, K
    WHITAKER, SR
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (01) : 33 - 45
  • [5] Multiple-valued logic voltage-mode storage circuits based on true-single-phase clocked logic
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Thanailakis, A
    Stouraitis, T
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 83 - 88
  • [6] Carbon-nanotube-based voltage-mode multiple-valued logic design
    Raychowdhury, A
    Roy, K
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) : 168 - 179
  • [7] Design technique of I2L circuits based on multi-valued logic
    Hangzhou Univ, Hangzhou, China
    J Comput Sci Technol, 2 (181-187):
  • [8] Design Technique of I2L Circuits Based on Multi-Valued Logic
    吴训威
    杭国强
    Journal of Computer Science and Technology, 1996, (02) : 181 - 187
  • [9] A Comparison of Heterogeneous Multi-valued Decision Diagram Machines for Multiple-output Logic Functions
    Nakahara, Hiroki
    Sasao, Tsutomu
    Matsuura, Munehiro
    2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2011, : 125 - 130
  • [10] Secure Design Flow for Asynchronous Multi-Valued Logic Circuits
    Rafiev, Ashur
    Murphy, Julian P.
    Yakovlev, Alex
    40TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC ISMVL 2010, 2010, : 264 - 269