Modelling the dynamic response of on-chip decoupling capacitors

被引：0

作者：

Vázquez, JR ^{[1
]}

Meijer, M ^{[1
]}

机构：

[1] Univ Politecn Catalunya, Dept Elect Engn, E-08028 Barcelona, Spain

来源：

SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/SPI.2004.1408996

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

High-speed digital circuits require increasing amounts of on-chip decoupling capacitors (decaps) to preserve power integrity. There re, proper modelling and analysis of the dynamic response of such decaps in the high frequency range is needed. This paper shows that, in that range, lumped decap models fail and have to be substituted by distributed models. A derivation of such distributed model based on physical grounds is presented and compared with SPICE non-quasi static MOS models.

引用

页码：39 / 42

页数：4

共 50 条

[31] Modelling of multilayer on-chip transformers
Tsui, C.
Tong, K. Y.
IEE PROCEEDINGS-MICROWAVES ANTENNAS AND PROPAGATION, 2006, 153 (05) : 483 - 486
[32] Radiated harmonics characterization of CMOS test chip with on-chip decoupling capacitance
Sudo, T
IEICE TRANSACTIONS ON COMMUNICATIONS, 2005, E88B (08) : 3195 - 3199
[33] A high-frequency nonquasi-static analytical model including gate leakage effects for on-chip decoupling capacitors
Rius, J
Meijer, M
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (01): : 88 - 97
[34] PLASMA NITRIDE ON-CHIP CAPACITORS FOR GAAS IC FABRICATION
ODEKIRK, B
SHEETS, J
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1985, 132 (08) : C350 - C350
[35] On-Chip Nanoscale Capacitor Decoupling Architectures for Hardware Security
Mayhew, Matthew
Muresan, Radu
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2014, 2 (01) : 4 - 15
[36] On-chip decoupling capacitor budgeting by sequence of linear programming
Qi, ZY
Li, H
Tan, SXD
Cai, YC
Hong, XL
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 70 - 73
[37] Resonance and damping in CMOS circuits with on-chip decoupling capacitance
Larsson, P
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1998, 45 (08) : 849 - 858
[38] On-chip decoupling capacitor optimization for noise and leakage reduction
Chen, HH
Neely, JS
Wang, MF
Co, G
16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 251 - 255
[39] ON-CHIP DECOUPLING ZONE FOR PACKAGE-STRESS REDUCTION
SPIERING, VL
BOUWSTRA, S
SPIERING, RMEJ
SENSORS AND ACTUATORS A-PHYSICAL, 1993, 39 (02) : 149 - 156
[40] 3D Chip Stack with Integrated Decoupling Capacitors
Dang, Bing
Wright, Steven L.
Andry, Paul
Sprogis, Edmund
Ketkar, Supriya
Tsang, Cornelia
Polastre, Robert
Knickerbocker, John
2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1 - +

← 1 2 3 4 5 →