On selection of optimum signal source impedance for inductively-degenerated CMOS LNAs

被引：0
|
作者：
Belostotski, Leonid [1 ]
Haslett, James W. [1 ]
机构：
[1] Univ Calgary, TRLabs, Calgary, AB T2N 1N4, Canada
来源：
2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5 | 2006年
基金：
加拿大自然科学与工程研究理事会;
关键词：
low noise amplifier (LNA); noise optimization; CMOS; Square Kilometer Array (SKA); Canadian Large Adaptive Reflector (CLAR);
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Noise figure optimization techniques for an inductively-degenerated CMOS LNA with a lossy gate inductor are presented. The techniques allow for integration of the LNA directly with a non - 50 Omega antenna thus removing the need for a lossy matching circuitry. The LNA noise temperature is shown to reduce by a factor of 2 when non-standard signal source resistance is used. The LNA analyzed in this paper is targeted for the Canadian Large Adaptive Reflector (CLAR).
引用
收藏
页码：659 / +
页数：2
相关论文
共 16 条
  • [1] Noise figure optimization of wide-band inductively-degenerated CMOS LNAs
    Belostotski, Leonid
    Haslett, James W.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 812 - 815
  • [2] Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors
    Belostotski, Leonid
    Haslett, James W.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (07) : 1409 - 1422
  • [3] Reduced impact of induced gate noise on inductively degenerated LNAs in deep submicron CMOS technologies
    Rossi, P
    Svelto, F
    Mazzanti, A
    Andreani, P
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (01) : 31 - 36
  • [4] Reduced Impact of Induced Gate Noise on Inductively Degenerated LNAs in Deep Submicron CMOS Technologies
    Paolo Rossi
    Francesco Svelto
    Andrea Mazzanti
    Pietro Andreani
    Analog Integrated Circuits and Signal Processing, 2004, 42 (1) : 31 - 36
  • [5] Reduced Impact of Induced Gate Noise on Inductively Degenerated LNAs in Deep Submicron CMOS Technologies
    Paolo Rossi
    Francesco Svelto
    Andrea Mazzanti
    Pietro Andreani
    Analog Integrated Circuits and Signal Processing, 2005, 42 : 31 - 36
  • [6] A complete analysis of noise in inductively source degenerated CMOS LNA's
    Koolivand, Yarallah
    Shoaei, Omid
    Zahabi, Ali
    Maralani, P. J.
    IEICE ELECTRONICS EXPRESS, 2006, 2 (01): : 25 - 31
  • [7] Two-port noise figure optimization of source-degenerated cascode CMOS LNAs
    Leonid Belostotski
    James W. Haslett
    Analog Integrated Circuits and Signal Processing, 2008, 55 : 125 - 137
  • [8] Two-port noise figure optimization of source-degenerated cascode CMOS LNAs
    Belostotski, Leonid
    Haslett, James W.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 55 (02) : 125 - 137
  • [9] Noise figure optimization of inductively-degenerated CMOS LNA's with integrated gate inductors (vol 53, pg 1409, 2006)
    Belostotski, Leonid
    Haslett, James W.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) : 925 - 925
  • [10] Design of inductively degenerated common source RF CMOS Low Noise Amplifier
    Malathi, D.
    Gomathi, M.
    SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2019, 44 (01):
12