Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks

被引:47
作者
Qian, Yue [1 ]
Lu, Zhonghai [2 ]
Dou, Wenhua [1 ]
机构
[1] Natl Univ Def Technol, Sch Comp Sci, Changsha 410073, Hunan, Peoples R China
[2] Royal Inst Technol, Dept Elect Syst, Sch Informat & Commun Technol, SE-10044 Stockholm, Sweden
关键词
Delay bound; network calculus; network-on-chip; performance analysis; quality-of-service;
D O I
10.1109/TCAD.2010.2043572
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In network-on-chip (NoC), computing worst-case delay bounds for packet delivery is crucial for designing predictable systems but yet an intractable problem. This paper presents an analysis technique to derive per-flow communication delay bound. Based on a network contention model, this technique, which is topology independent, employs network calculus to first compute the equivalent service curve for an individual flow and then calculate its packet delay bound. To exemplify this method, this paper also presents the derivation of a closed-form formula to compute a flow's delay bound under all-to-one gather communication. Experimental results demonstrate that the theoretical bounds are correct and tight.
引用
收藏
页码:802 / 815
页数:14
相关论文
共 18 条
[1]  
[Anonymous], LECT NOTES COMPUTER
[2]   A priority-driven flow control mechanism for real-time traffic in multiprocessor networks [J].
Balakrishnan, S ;
Ozguner, F .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1998, 9 (07) :664-678
[3]   BOUNDS ON MAXIMUM DELAY IN NETWORKS WITH DEFLECTION ROUTING [J].
BRASSIL, JT ;
CRUZ, RL .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (07) :724-732
[4]  
Chang C.S., 2000, TELEC NETW COMP SYST, DOI 10.1007/978-1-4471-0459-9
[5]  
Charny A, 2000, LECT NOTES COMPUT SC, V1922, P1
[6]   A parameter based admission control for differentiated services networks [J].
Fidler, M ;
Sander, V .
COMPUTER NETWORKS, 2004, 44 (04) :463-479
[7]   AEthereal network on chip: Concepts, architectures, and implementations [J].
Goossens, K ;
Dielissen, J ;
Radulescu, A .
IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05) :414-421
[8]   Tight end-to-end per-flow delay bounds in FIFO multiplexing sink-tree networks [J].
Lenzini, Luciano ;
Martorini, Linda ;
Mingozzi, Enzo ;
Stea, Giovanni .
PERFORMANCE EVALUATION, 2006, 63 (9-10) :956-987
[9]  
LU Z, 2005, P AS S PAC DES AUT C, V2, P960
[10]   TDM virtual-circuit configuration for network-on-chip [J].
Lu, Zhonghai ;
Jantsch, Axel .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) :1021-1034