Low power and high performance clock delayed domino logic using saturated keeper

被引：4
|
作者：
Amirabadi, A. [1 ]
Chehelcheraghi, A.
Rasouli, S. H.
Seyedi, A.
Afzai-Kusha, A.
机构：
[1] Univ Tehran, Dept Elect Commun Engn, Low Power High Performance Nanosyst Lab, Tehran, Iran
[2] Shahid Beheshti Univ, Dept Elect & Comp Engn, Tehran, Iran
来源：
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/ISCAS.2006.1693299
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this work, domino logic with a saturated keeper technique is proposed. The circuit, which is used to implement the technique, is as simple as the utilized NOT gate in standard domino. By using the simple structure, we can obtain better performance, noise immunity, and lower power consumption. The simulation results for a 70 nm CMOS technology show an improvement between 7% and 62.5% in delay and 9% and 14% in power consumption, over its previous suggestions.
引用
收藏
页码：3173 / 3176
页数：4
相关论文
共 50 条
  • [31] Low-power domino logic multiplier using low-swing technique
    Rjoub, A.
    Koufopavlou, O.
    Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 2 : 45 - 48
  • [32] High-Speed Low-Power FinFET Based Domino Logic
    Rasouli, Seid Hadi
    Koike, Hanpei
    Banerjee, Kaustav
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 829 - +
  • [33] Design and Simulation of Low Power Dynamic Logic Circuit Using Footed Diode Domino Logic
    Kumar, Sujeet
    Singhal, Sanchit
    Pandey, Amit Kumar
    Nagaria, R. K.
    2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,
  • [34] Compensating for the Keeper Current of CMOS Domino Logic Using a Well Designed NMOS Transistor
    Sharroush, Sherif M.
    Abdalla, Yasser S.
    Dessouki, Ahmed A.
    El-Badawy, El-Sayed A.
    NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 614 - 621
  • [35] Low Power High Performance Keeper Technique for High Fan-in Dynamic Gates
    Asgari, Farhad Haj Ali
    Ahmadi, Majid
    Wu, Jonathan
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 523 - 526
  • [36] A Novel Low Power Technique for FinFET Domino OR Logic
    Kajal
    Sharma, Vijay Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (07)
  • [37] High Performance Low Leakage power Full Adder Circuit Design Using Rate Sensing Keeper
    Ajayan, J.
    Nirmal, D.
    Sivaranjani, D.
    Sivasankari, S.
    Manikandan, M.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [38] Asymmetric Dual-Gate Multi-Fin Keeper Bias Options and Optimization for Low Power and Robust FinFET Domino Logic
    Tawfik, Sherif A.
    Kursun, Volkan
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1720 - +
  • [39] Low Power and High Performance Achievement Using Constant Delay Logic Style
    Lazar, Kiruba A. G. Doni
    Vincent, Alin Vinisha
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [40] Dual threshold voltage domino logic synthesis for high performance with noise and power constraint
    Jung, SO
    Kim, KW
    Kang, SMS
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 260 - 265
12345