Low power and high performance clock delayed domino logic using saturated keeper

被引：4
|
作者：
Amirabadi, A. [1 ]
Chehelcheraghi, A.
Rasouli, S. H.
Seyedi, A.
Afzai-Kusha, A.
机构：
[1] Univ Tehran, Dept Elect Commun Engn, Low Power High Performance Nanosyst Lab, Tehran, Iran
[2] Shahid Beheshti Univ, Dept Elect & Comp Engn, Tehran, Iran
来源：
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
关键词：
D O I：
10.1109/ISCAS.2006.1693299
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this work, domino logic with a saturated keeper technique is proposed. The circuit, which is used to implement the technique, is as simple as the utilized NOT gate in standard domino. By using the simple structure, we can obtain better performance, noise immunity, and lower power consumption. The simulation results for a 70 nm CMOS technology show an improvement between 7% and 62.5% in delay and 9% and 14% in power consumption, over its previous suggestions.
引用
收藏
页码：3173 / 3176
页数：4
相关论文
共 50 条
  • [21] High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs
    Mahmoodi, H
    Mukhopadhyay, S
    Roy, K
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 67 - 68
  • [22] A low power, process invariant keeper for high speed dynamic logic circuits
    Rakesh, Gnana David J.
    Bhat, Navakanta
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1668 - 1671
  • [23] Low power, high speed and noise immune wide-OR footless domino circuit using keeper controlled method
    Pandey, Amit Kumar
    Upadhyay, Shipra
    Gupta, Tarun Kumar
    Verma, Pawan Kumar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 100 (01) : 79 - 91
  • [24] Low power, high speed and noise immune wide-OR footless domino circuit using keeper controlled method
    Amit Kumar Pandey
    Shipra Upadhyay
    Tarun Kumar Gupta
    Pawan Kumar Verma
    Analog Integrated Circuits and Signal Processing, 2019, 100 : 79 - 91
  • [25] Design of Low Power and High Speed VLSI Domino Logic Circuit
    Praveen, J.
    Aishwarya, Aishwarya
    Naik, Jagadish Venkatraman
    Kshithija
    Biradar, Mahesh
    PROCEEDINGS OF THE 2018 4TH INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT - 2018), 2018, : 125 - 130
  • [26] An efficient forward biasing body bias generator for clock delayed domino logic
    Amirabadi, A
    Mortazavi, Y
    Afzali-Kusha, A
    17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 13 - 18
  • [27] Low power technique in domino logic circuit
    Vaish, Neha
    Kumar, Sampath V.
    2015 4TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (ICRITO) (TRENDS AND FUTURE DIRECTIONS), 2015,
  • [28] Power Reduction in Domino Logic using clock gating in 16nm CMOS Technology
    Singhal, Smita
    Mehra, Anu
    Tripathi, Upendra
    2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 274 - 277
  • [29] A Comprehensive Operand-Aware Dynamic Clock Gating Scheme for Low-Power Domino Logic
    Farah, Salim
    Ayoumi, Magdy
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 349 - 354
  • [30] Review on Domino Logic Techniques for High Speed Low-Power Logic Circuit Application
    Bala, T. Vinoth
    Rishi, P. L.
    Sharuya, R.
    Subashree, N.
    Sneha, M.
    Sabarikannan, M. M.
    2019 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS), 2019, : 968 - 971
12345