Low power and high performance clock delayed domino logic using saturated keeper

被引：4

作者：

Amirabadi, A. ^{[1
]}

Chehelcheraghi, A.

Rasouli, S. H.

Seyedi, A.

Afzai-Kusha, A.

机构：

[1] Univ Tehran, Dept Elect Commun Engn, Low Power High Performance Nanosyst Lab, Tehran, Iran

[2] Shahid Beheshti Univ, Dept Elect & Comp Engn, Tehran, Iran

来源：

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/ISCAS.2006.1693299

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this work, domino logic with a saturated keeper technique is proposed. The circuit, which is used to implement the technique, is as simple as the utilized NOT gate in standard domino. By using the simple structure, we can obtain better performance, noise immunity, and lower power consumption. The simulation results for a 70 nm CMOS technology show an improvement between 7% and 62.5% in delay and 9% and 14% in power consumption, over its previous suggestions.

引用

页码：3173 / 3176

页数：4

共 50 条

[1] Noise tunable clock delayed domino logic using latched keeper
Yeganeh, Hassan
Darvishan, Amir hassan
Amirabadi, Amir
2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 386 - +
[2] Clock delayed domino logic with efficient variable threshold voltage keeper
Amirabadi, Amir
Afzali-Kusha, Ali
Mortazavi, Yousof
Nourani, Mehrdad
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (02) : 125 - 134
[3] Clock Delayed Dual Keeper Semi Dynamic Inverter Domino Logic Circuit
Deo, Manish
Kumar, Manish
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (1-2): : 53 - 59
[4] Speed enhancement techniques for Clock-Delayed Dual Keeper Domino logic style
Angeline, A. Anita
Bhaaskaran, V. S. Kanchana
INTERNATIONAL JOURNAL OF ELECTRONICS, 2020, 107 (08) : 1239 - 1253
[5] A Novel Low Power Keeper Technique for Pseudo Domino Logic
Bansal, Deepika
Singh, B. P.
Kumar, Ajay
2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (CONECCT), 2015,
[6] High speed wide fan-in designs using clock controlled dual keeper domino logic circuits
Angeline, A. Anita
Bhaaskaran, V. S. Kanchana
ETRI JOURNAL, 2019, 41 (03) : 383 - 395
[7] A variation resilient keeper design for high performance domino logic applications
Kandpal, Jyoti
Pokhrel, Tika Ram
Saini, Shalu
Majumder, Alak
INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 1 - 9
[8] Low-Power Stack Pseudo Domino Logic using Contention-Alleviated Precharge Keeper
Bansal, Deepika
Singh, B. P.
Kumar, Ajay
2016 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY (INCITE) - NEXT GENERATION IT SUMMIT ON THE THEME - INTERNET OF THINGS: CONNECT YOUR WORLDS, 2016,
[9] A Novel Low Power, High Performance Design Technique for Domino Logic
Kavatkar, Sunil
Gidaye, Girish
2015 IEEE BOMBAY SECTION SYMPOSIUM (IBSS), 2015,
[10] Design impacts of delay invariant high-speed clock delayed dual keeper domino circuit
Angeline, A. Anita
Bhaaskaran, V. S. Kanchana
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (08) : 1134 - 1141

← 1 2 3 4 5 →