Decapsulation Method for 3D Stacked-die Packaged Devices

被引:0
|
作者
Lin, Xiaoling [1 ,2 ]
Liang, Chaohui [2 ]
机构
[1] MIIT, Inst 5, Sci & Technol Lab Reliabil Phys & Applicat Elect, Guangzhou, Peoples R China
[2] MIIT, Inst 5, Reliabil Anal Ctr, Guangzhou, Peoples R China
关键词
3D stacked-die package; MEMS inertial devices; decapsulation; inspection;
D O I
10.1109/ipfa49335.2020.9260867
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3-dimensional (3D) stacked-die package is one of the important package styles for MEMS inertial devices. Its unique packaging brings new challenges for its decapsulation method. In this paper, a new decapsulation method for 3D stacked-die packaged MEMS inertial devices is introduced with method's steps, technical flow and application. This decapsulation method is the combination of laser-decap and multi-steps chemical etching. It reveals the stacked-dies layer by layer and makes the possibility to analyze the structures in the MEMS inertial devices, such as accelerometer, gyroscope, ASIC, etc. It provides good technical support for inner-inspection of 3D stacked-die packaged MEMS inertial devices.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Failure Analysis of Complex 3D Stacked-die IC Packages using Microwave Induced Plasma Afterglow Decapsulation
    Tang, J.
    Curiel, M. R.
    Furcone, S. L.
    Reinders, E. G. J.
    Revenberg, C. Th. A.
    Beenakker, C. I. M.
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 845 - 852
  • [2] Decapsulation of 3D Multi-Die Stacked Package
    Kor, H. B.
    Liu, Q.
    Siah, Y. W.
    Gan, C. L.
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 465 - 468
  • [3] Drop Test Simulation of 3D Stacked-Die Packaging with Input-G Finite Element Method
    Chen, Zhaohui
    Wang, XueFang
    Liu, Yong
    Liu, Sheng
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 742 - 746
  • [4] Thermo-mechanical Reliability Analysis of 3D Stacked-die Packaging with Through Silicon Via
    Chen, Zhaohui
    Song, Bin
    Wang, XueFang
    Liu, Sheng
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 102 - 107
  • [5] Use of Lock-In Thermography for Non-Destructive 3D Defect Localization on System in Package and Stacked-Die Technology
    Schlangen, Rudolf
    Motegi, Shinobu
    Nagatomo, Toshi
    Schmidt, Christian
    Altmann, Frank
    Murakami, Hiroaki
    Hollingshead, Stewart
    West, John
    ISTFA 2011: CONFERENCE PROCEEDINGS FROM THE 37TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2011, : 68 - +
  • [6] 3D Defect Localization of Stacked Die Devices by Lock-in Thermography (LIT)
    Wang, Yu Chi
    Lin, Ke-Ying
    2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,
  • [7] Thermal qualification of 3D stacked die structures
    Rencz, Marta
    2006 International Baltic Electronics Conference, Proceedings, 2006, : 23 - 30
  • [8] Die attach film performance in 3D QFN stacked die
    Jalar, A.
    Rosle, M.F.
    Hamid, M.A.A.
    WSEAS Transactions on Applied and Theoretical Mechanics, 2008, 3 (03): : 104 - 113
  • [9] Thermal qualification of 3D stacked die packages
    Rencz, M
    Farkas, G
    Székely, V
    Poppe, A
    Courtois, B
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 30 - 35
  • [10] Affordable and Comprehensive Testing of 3-D Stacked Die Devices
    Cote, Jean-Francois
    Fan, Jeff
    Shen, Sean
    Danialy, Givargis
    Lipinski, Marcin
    Garbers, Michael
    Yang, Wu
    Keim, Martin
    Glowatz, Andreas
    Reynick, Joe
    Patel, Ayush
    Michna, Joanna
    IEEE DESIGN & TEST, 2022, 39 (05) : 17 - 25