A Novel Nanoscale 4H-SiC-on-Insulator MOSFET Using Step Doping Channel

被引:5
作者
Orouji, Ali A. [1 ]
Elahipanah, Hossein [1 ]
机构
[1] Semnan Univ, Dept Elect Engn, Semnan 3519645399, Iran
关键词
Channel engineering; hot carrier; metal-oxide-semiconductor field-effect transistor (MOSFET); silicon carbide (SiC); step doping; threshold voltage; THRESHOLD VOLTAGE MODEL; ION-IMPLANTATION; SIMULATION; ELECTRON; MOBILITY; MESFETS; DEVICES; NMOS; LDD;
D O I
10.1109/TDMR.2009.2035511
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present the unique features exhibited by a novel step doping channel technique in nanoscale silicon carbide metal-oxide-semiconductor field-effect transistors (SDC-MOSFETs) for reaching a suitable threshold voltage upon device scaling and reliability improvement. The device demonstrates large enhancements in performance areas such as output resistance, hot-electron reliability, and threshold voltage upon channel-length or drain-voltage variation. Also, we describe an optimization technique in SDC-MOSFET for improving the threshold-voltage characterization. It was also found that the device performance is very much dependent upon the SDC region parameters. Results show that the most difficult problem of using silicon carbide in VLSI circuits could be solved and that the proposed silicon carbide MOSFETs can work very well in the nanoscale regime.
引用
收藏
页码:92 / 95
页数:4
相关论文
共 25 条
[1]   Monte Carlo simulation of ion implantation in crystalline SiC [J].
Albertazzi, E ;
Lulli, G .
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1996, 120 (1-4) :147-150
[2]  
[Anonymous], 2005, ATLAS US MAN DEV SIM
[3]   A threshold voltage model for short-channel MOSFETs taking into account the varying depth of channel depletion layers around the source and drain [J].
Baishya, Srimanta ;
Mallik, Abhijit ;
Sarkar, Chandan Kumar .
MICROELECTRONICS RELIABILITY, 2008, 48 (01) :17-22
[4]  
Baliga B.J., 1987, MODERN POWER DEVICES
[5]   Advantages of the graded-channel SOIFD MOSFET for application as a quasi-linear resistor [J].
Cerdeira, A ;
Alemán, MA ;
Pavanello, MA ;
Martino, JA ;
Vancaillie, L ;
Flandre, D .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) :967-972
[6]   Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review [J].
Chaudhry, A ;
Kumar, MJ .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) :99-109
[7]  
DENG X, 2007, P INT EDST, P78
[8]  
Deville WL., 2004, BMC UROL, V4, P4, DOI [10.1186/1471-2490-4-4, DOI 10.1186/1471-2490-4-4]
[9]   A new edge termination technique for SiC power devices [J].
Hu, ST ;
Sheng, K .
SOLID-STATE ELECTRONICS, 2004, 48 (10-11) :1861-1866
[10]   MODERATELY DOPED NMOS (M-LDD) - HOT-ELECTRON AND CURRENT DRIVE OPTIMIZATION [J].
KRIEGER, G ;
SIKORA, R ;
CUEVAS, PP ;
MISHELOFF, MN .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (01) :121-127