共 50 条
- [1] An Analytical Performance Model for Partitioning Off-Chip Memory Bandwidth IEEE 27TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2013), 2013, : 165 - 176
- [2] Compile Time Modeling of Off-Chip Memory Bandwidth for Parallel Loops LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, LCPC 2013, 2014, 8664 : 292 - 306
- [3] Exploiting off-chip memory access modes in high-level synthesis 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 333 - 340
- [4] Compression for reduction of off-chip video bandwidth MEDIA PROCESSORS 2002, 2002, 4674 : 110 - 120
- [5] Understanding How Off-Chip Memory Bandwidth Partitioning in Chip Multiprocessors Affects System Performance HPCA-16 2010: SIXTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2010, : 57 - 68
- [7] High Bandwidth Off-Chip Memory Access Through Hybrid Switching and Inter-Chip Wireless Links 2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 100 - 105
- [8] Pin or Fuse? Exploiting Scratchpad Memory to Reduce Off-Chip Data Transfer in DNN Accelerators PROCEEDINGS OF THE 21ST ACM/IEEE INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, CGO 2023, 2023, : 224 - 235
- [9] Off-Chip Memory Bandwidth Minimization through Cache Partitioning for Multi-Core Platforms PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 132 - 137
- [10] Low-power, transparent optical network interface for high bandwidth off-chip interconnects OPTICS EXPRESS, 2009, 17 (08): : 6550 - 6561