A spread-spectrum clock generator with triangular modulation

被引：88

作者：

Chang, HH ^{[1
]}

Hua, IH

Liu, SI

机构：

[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2003年 / 38卷 / 04期

关键词：

phase-locked loops (PLLs); spread spectrum;

D O I：

10.1109/JSSC.2003.809521

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a spread-spectrum clock generator (SSCG) with triangular modulation is presented. Only a divider and a programmable charge pump are added into a conventional clock generator to accomplish the spread-spectrum function. The proposed circuit has been fabricated in a 0.35-mum CMOS single-poly quadruple-metal process. The proposed SSCG can generate clocks of 66, 133, and 266 MHz with center spread ratios of 0.5%, 1%,1.5%, 2%, and 2.5%. Experimental results confirm the theoretical analyses.

引用

页码：673 / 676

页数：4

共 8 条

[1]

Chen HW, 2001, IEICE T ELECTRON, VE84C, P1959

[2]

HARDIN KB, 1908, P IEEE INT S EL COMP, P227

[3] A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL [J].

Kim, S ;

Lee, K ;

Moon, Y ;

Jeong, DK ;

Choi, YH ;

Lim, HK .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) :691-700

[4]

LI HS, 1999, IEEE INT SOL STAT CI, P184

[5] An architecture of high-performance frequency and phase synthesis [J].

Mair, H ;

Xiu, LM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (06) :835-846

[6]

MICHEL JY, 1999, P IEEE INT ASIC SOC, P362

[7]

MOON Y, 1999, IEEE INT SOL STAT CI, P176

[8] 1.5 Gbps, 5150 ppm spread spectrum SerDes PHY with a 0.3 mW, 1.5 Gbps level detector for serial ATA [J].

Sugawara, M ;

Ishibashi, T ;

Ogasawara, K ;

Aoyama, M ;

Zwerg, M ;

Glowinski, S ;

Kameyama, Y ;

Yanagita, T ;

Fukaishi, M ;

Shimoyama, S ;

Ishibashi, T ;

Noma, T .

2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, :60-63

← 1 →