Design of efficient QCA multiplexers

被引:19
作者
Cocorullo, G. [1 ]
Corsonello, P. [1 ]
Frustaci, F. [1 ]
Perri, S. [1 ]
机构
[1] Univ Calabria, Dept Informat Modeling Elect & Syst Engn, I-87036 Arcavacata Di Rende, Italy
关键词
quantum dot cellular automata; logic design; multiplexers; nanotechnology; ADDER DESIGNS;
D O I
10.1002/cta.2096
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new methodology to realize efficient multiplexers using quantum-dot cellular automata (QCA) is presented in this paper. The novel designs here demonstrated fully exploit the intrinsic logic capabilities of the basic building block in the QCA domain: the Majority Gate. An efficient logic formulation is derived for the 4:1 multiplexing function that can be recursively applied to the realization of multiplexers with any fan-in, by adding in the worst-case path only one level of Majority Gate for each input doubling. A 16:1 multiplexer designed by applying the proposed recursive approach requires less than 1600 cells and consumes only 12 clock phases to complete the operation. Copyright (c) 2015 John Wiley & Sons, Ltd.
引用
收藏
页码:602 / 615
页数:14
相关论文
共 39 条
[1]   Design of fast large fan-in CMOS multiplexers accounting for interconnects [J].
Alioto, Massimo ;
Palumbo, Gaetano .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :3255-+
[2]   Serial parallel multiplier design in quantum-dot cellular automata [J].
Cho, Heumpil ;
Swartzlander, Earl E., Jr. .
18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2007, :7-+
[3]   Adder designs and analyses for quantum-dot cellular automata [J].
Cho, Heumpil ;
Swartzlander, Earl E., Jr. .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (03) :374-383
[4]   Adder and Multiplier Design in Quantum-Dot Cellular Automata [J].
Cho, Heumpil ;
Swartzlander, Earl E., Jr. .
IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (06) :721-727
[5]   Quantum-Dot Cellular Automata Serial Decimal Adder [J].
Gladshtein, Michael .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (06) :1377-1382
[6]   An efficient heterogeneous tree multiplexer synthesis technique [J].
Huang, HW ;
Wang, CY ;
Jou, JY .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (10) :1622-1629
[7]  
Huang J., 2007, DESIGN TEST DIGITAL
[8]   Serial bit-stream analysis using quantum-dot cellular automata [J].
Janulis, JR ;
Tougaw, PD ;
Henderson, SC ;
Johnson, EW .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2004, 3 (01) :158-164
[9]  
Kim SW, 2009, P IEEE NAN MAT DEV C
[10]  
Kim SW, 2010, P IEEE INT C NAN