Study of HCl and secco defect etching for characterization of thick sSOI

被引:18
作者
Abbadie, A.
Bedell, S. W.
Hartmann, J. M.
Sadana, D. K.
Brunier, F.
Figuet, C.
Cayrefourcq, I.
机构
[1] SOITEC, F-38920 Crolles, France
[2] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[3] CEA, Lab Electron Technol & Instrumentat, MINATEC, F-38054 Grenoble 9, France
关键词
D O I
10.1149/1.2740032
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
In order to continue improving strained silicon-on-insulator (sSOI) crystal quality, high-resolution defect monitoring needs to be developed and implemented for further defects reduction. The study presented in this paper evaluates and compares two techniques for revealing crystal defects in sSOI wafers produced by the Smart-Cut Technology. Two different etching techniques, based on the use of gaseous HCl in an epitaxy reactor or of a diluted Secco wet etching solution, were compared on their ability to delineate various defects. Both techniques should provide the required defects density resolution for analysis of thin and thick strained silicon layers. For the sake of analysis and discussion, samples with a high defects density were chosen in order to simplify the quantitative comparison (within the resolution of optical microscopy). We have observed a difference in etching selectivity between the two techniques. After a statistical comparison of defects delineated by the two techniques (in terms of threading dislocations, areal densities, and planar defect linear densities), we have demonstrated complementarities rather than a direct correlation between the HCl and Secco etch. The HCl etch seems quite suitable for revealing threading dislocations through etch pits and shows a higher sensitivity for pit delineation compared to Secco (difference corresponding to a factor of 10 in defects density). Meanwhile, the Secco chemical etching appears more appropriate to highlight the planar defects (linear density between 600 and 1000 cm(-1)). Moreover, a minimum etched thickness for sSOI defect revelation has been determined for both techniques (between 26 and 36 nm for HCl and between 20 and 30 nm for Secco for a 600 A thick starting layer). Because the Secco etch is particularly sensitive for the delineation of various types of defects (isolated etch pits and planar defects), it is now used by us as a quality control method for SOI and sSOI. Thanks to it sSOI process improvements are tracked and current and next generations of this product evaluated. (c) 2007 The Electrochemical Society.
引用
收藏
页码:H713 / H719
页数:7
相关论文
共 30 条
[1]   Low thermal budget surface preparation of Si and SiGe [J].
Abbadie, A ;
Hartmann, JM ;
Holliger, P ;
Séméria, MN ;
Besson, P ;
Gentile, P .
APPLIED SURFACE SCIENCE, 2004, 225 (1-4) :256-266
[2]  
[Anonymous], 1967, THEORY DISLOCATIONS
[3]   Development of stacking faults in strained silicon layers [J].
Bedell, SW ;
Reznicek, A ;
Yang, B ;
Hovel, HJ ;
Ott, JA ;
Fogel, K ;
Domenicucci, AG ;
Sadana, DK .
2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2005, :144-145
[4]   Observation of stacking faults in strained Si layers [J].
Bedell, SW ;
Fogel, K ;
Sadana, DK ;
Chen, H ;
Domenicucci, A .
APPLIED PHYSICS LETTERS, 2004, 85 (13) :2493-2495
[5]   Quick turnaround technique for highlighting defects in thin Si/SiGe bilayers [J].
Bedell, SW ;
Sadana, DK ;
Fogel, K ;
Chen, H ;
Domenicucci, A .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (05) :G105-G107
[6]  
BEDELL SW, 2005, SILICON INSULATOR TE, P345
[7]  
BEDELL SW, 2004, MATER RES SOC S P, V809, pB15
[8]   Chemical vapour etching of Si, SiGe and Ge with HCl; applications to the formation of thin relaxed SiGe buffers and to the revelation of threading dislocations [J].
Bogumilowicz, Y ;
Hartmann, JM ;
Truche, R ;
Campidelli, Y ;
Rolland, G ;
Billon, T .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2005, 20 (02) :127-134
[9]   Low-temperature preparation of oxygen- and carbon-free silicon and silicon-germanium surfaces for silicon and silicon-germanium epitaxial growth by rapid thermal chemical vapor deposition [J].
Carroll, MS ;
Sturm, JC ;
Yang, M .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2000, 147 (12) :4652-4659
[10]  
CAYREFOURCQ I, 2005, SILICON INSULATOR TE, P191