High-performance divider using redundant binary representation

被引：0

作者：

Wang, G ^{[1
]}

Ozaydin, M ^{[1
]}

Tull, M ^{[1
]}

机构：

[1] Univ Oklahoma, Sch Elect & Comp Engn, Norman, OK 73019 USA

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A high-performance iterative quadratic convergence fixed-point, real and complex number, divider circuit using a previously developed redundant binary inner-product processor core is presented The intermediate quotient coefficients are kept in Redundant Binary (RB) form without converting back to normal binary numbers. A unified multiplier using redundant binary representation for both signed and unsigned numbers is investigated Goldschmidt and Newton-Raphson division methods are compared and the mathematical equivalence of these two methods is provided

引用

页码：471 / 474

页数：4

共 50 条

[21] ACCURATE ROUNDING SCHEME FOR THE NEWTON-RAPHSON METHOD USING REDUNDANT BINARY REPRESENTATION
KABUO, H
TANIGUCHI, T
MIYOSHI, A
YAMASHITA, H
URANO, M
EDAMATSU, H
KUNINOBU, S
IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (01) : 43 - 51
[22] Novel high-speed redundant binary to binary converter using prefix networks
Veeramachaneni, Sreehari
Krishna, M. Kirthi
Avinash, Lingamneni
Reddy, Sreekanth P.
Srinivas, M. B.
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3271 - 3274
[23] Performance study of various sparse representation methods using redundant frames
Akcakaya, Mehmet
Tarokh, Vahid
2007 41ST ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1 AND 2, 2007, : 726 - 729
[24] Durability performance and microstructure of binary blended high-performance concrete
Sanjay Kumar
Baboo Rai
Innovative Infrastructure Solutions, 2021, 6
[25] Durability performance and microstructure of binary blended high-performance concrete
Kumar, Sanjay
Rai, Baboo
INNOVATIVE INFRASTRUCTURE SOLUTIONS, 2021, 6 (03)
[26] High speed redundant adder and divider in output prediction logic
Guo, XY
Sechen, C
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 34 - 41
[27] ONLINE ERROR-DETECTABLE HIGH-SPEED MULTIPLIER USING REDUNDANT BINARY REPRESENTATION AND 3-RAIL LOGIC
TAKAGI, N
YAJIMA, S
IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (11) : 1310 - 1317
[28] Compact high-performance dual-frequency power divider based on TSV
Wang, Fengjuan
Li, Ruiqi
Yin, Xiangkun
Yu, Ningmei
Yang, Yuan
MICROELECTRONICS JOURNAL, 2022, 129
[29] A GRAPHIC REPRESENTATION OF BINARY MOBILE PHASE OPTIMIZATION IN REVERSED-PHASE HIGH-PERFORMANCE LIQUID-CHROMATOGRAPHY
ISSAQ, HJ
MUSCHIK, GM
JANINI, GM
JOURNAL OF LIQUID CHROMATOGRAPHY, 1983, 6 (02): : 259 - 269
[30] PARALLEL OPTICAL ARITHMETIC ON IMAGES BY A REDUNDANT BINARY NUMBER REPRESENTATION
DEBIASE, GA
MASSINI, A
APPLIED OPTICS, 1990, 29 (11): : 1587 - 1589

← 1 2 3 4 5 →